

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)



EP 0 786 730 B1

(12)

## EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention  
of the grant of the patent:  
**14.06.2000 Bulletin 2000/24**

(51) Int Cl. 7: **G06F 15/78**(21) Application number: **97200767.8**(22) Date of filing: **02.08.1990**(54) **High performance, low cost microprocessor**

Preisgünstiger Hochleistungsmikroprozessor

Microprocesseur de haute performance et de faible coût

(84) Designated Contracting States:  
**DE FR GB IT NL**

(30) Priority: **03.08.1989 US 389334**

(43) Date of publication of application:  
**30.07.1997 Bulletin 1997/31**

(62) Document number(s) of the earlier application(s) in  
accordance with Art. 76 EPC:  
**90911681.6 / 0 497 772**

## (73) Proprietors:

- **MOORE, Charles, H.**  
Woodside, CA 94062 (US)
- **Fish, Russell H., III**  
Mountain View, California 94043 (US)

## (72) Inventors:

- **MOORE, Charles, H.**  
Woodside, CA 94062 (US)
- **Fish, Russell H., III**  
Mountain View, California 94043 (US)

## (74) Representative:

**Cross, Rupert Edward Blount et al**  
**BOULT WADE TENNANT,**  
**Verulam Gardens**  
**70 Gray's Inn Road**  
**London WC1X 8BT (GB)**

## (56) References cited:

<b>EP-A- 0 238 810</b>	<b>WO-A-81/00473</b>
<ul style="list-style-type: none"> <li>• ELECTRONIC ENGINEERING, FEB. 1985, UK, vol. 57, no. 698, ISSN 0013-4902, pages 53-63, XP002031484 PICKVANCE R: "A single chip digital signal processor. I. Architecture and addressing"</li> <li>• JOURNAL OF FORTH APPLICATION AND RESEARCH, 1989, USA, vol. 5, no. 4, ISSN 0738-2022, pages 493-506, XP000672366 HAYES J ET AL: "The architecture of the SC32 Forth engine"</li> <li>• ELECTRONICS &amp; WIRELESS WORLD, JUNE 1987, UK, vol. 93, no. 1616, ISSN 0266-3244, pages 584-587, XP000674047 HALEY A ET AL: "Forth as machine code"</li> <li>• PATENT ABSTRACTS OF JAPAN vol. 012, no. 235 (P-725), 6 July 1988 &amp; JP 63 026753 A (HITACHI LTD), 4 February 1988,</li> </ul>	

EP 0 786 730 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

**Description**

**BACKGROUND OF THE INVENTION**

5 1. Field of the Invention:

[0001] The present invention relates generally to a simplified, reduced instruction set computer (RISC) microprocessor. More particularly, it relates to such a microprocessor which is capable of performance levels of, for example, 20 million instructions per second (MIPS) at a price of, for example, 20 dollars.

10

2. Description of the Prior Art:

15 [0002] Since the invention of the microprocessor, improvements in its design have taken two different approaches. In the first approach, a brute force gain in performance has been achieved through the provision of greater numbers of faster transistors in the microprocessor integrated circuit and an instruction set of increased complexity. This approach is exemplified by the Motorola 68000 and Intel 80X86 microprocessor families. The trend in this approach is to larger die sizes and packages, with hundreds of pinouts.

20 [0003] More recently, it has been perceived that performance gains can be achieved through comparative simplicity, both in the microprocessor integrated circuit itself and in its instruction set. This second approach provides RISC microprocessors, and is exemplified by the Sun SPARC and the Intel 8960 microprocessors. However, even with this approach as conventionally practised, the packages for the microprocessor are large, in order to accommodate the large number of pinouts that continue to be employed. A need therefore remains for further simplification of high performance microprocessors.

25 [0004] With conventional high performance microprocessors, fast static memories are required for direct connection to the microprocessors in order to allow memory accesses that are fast enough to keep up with the microprocessors. Slower dynamic random access memories (DRAMs) are used with such microprocessors only in a hierarchical memory arrangement, with the static memories acting as a buffer between the microprocessors and the DRAMs. The necessity to use static memories increases cost of the resulting systems.

30 [0005] Conventional microprocessors provide direct memory accesses (DMA) for system peripheral units through DMA controllers, which may be located on the microprocessor integrated circuit, or provided separately. Such DMA controllers can provide routine handling of DMA requests and responses, but some processing by the main central processing unit (CPU) of the microprocessor is required.

35 [0006] Electronic Engineering, February 1995, Vol. 57, No. 698, pp 53-63 discloses a single chip digital signal processor having an on-chip DMA. The processor includes three buses, a program bus, a system bus and a bidirectional data bus. The system bus is provided exclusively for I/O operations so that DMA data transfers neither involve the CPU nor compete with the CPU for usage of the data bus.

**SUMMARY OF THE INVENTION**

40 [0007] Accordingly, it is an object of an embodiment of the invention to provide a microprocessor with a reduced pin count and cost compared to conventional microprocessors.

[0008] It is another object of an embodiment of the invention to provide a high performance microprocessor that can be directly connected to DRAMs without sacrificing microprocessor speed.

45 [0009] It is a further object of an embodiment of the invention to provide a high performance microprocessor in which DMA does not require use of main CPU during DMA requests and responses and which provides very rapid DMA response with predictable response times.

[0010] The attainment of these and related objects may be achieved through use of the novel high performance, low cost microprocessor herein disclosed.

50 [0011] According to the present invention, there is provided a microprocessor, comprising a main central processing unit, said main central processing unit having an arithmetic logic unit, a first push down stack with a top item register and a next item register, connected to provide inputs to said arithmetic logic unit an output of said arithmetic logic unit being connected to said top item register, said top item register also being connected to provide inputs to an internal data bus, said internal data bus being bidirectionally connected to a loop counter, said loop counter being connected to a decremente, said internal data bus being bidirectionally connected to a stack pointer, return stack pointer, mode register and instruction register, said internal data bus being connected to a memory controller, characterised by said internal data bus being bidirectionally connected to a Y register of a return push down stack, an X register and a program counter), said Y register, X register and program counter providing outputs to an internal address bus, said internal address bus providing inputs to said memory controller and to an incrementer, said incrementer being con-

nected to said internal data bus, a separate direct memory access central processing unit providing inputs to said memory controller, all in a single integrated circuit, said memory controller having an address/data bus and plurality of control lines for connection to a random access memory.

**[0012]** In one embodiment, the microprocessor system has a central processing unit, a dynamic random access memory and a bus connecting the central processing unit to the dynamic random access memory. There is a multiplexing means on the bus between the central processing unit and the dynamic random access memory. The multiplexing means is connected and configured to provide row addresses, column addresses and data on the bus.

**[0013]** In another embodiment, the microprocessor system has a means connected to the bus for fetching instructions for the central processing unit on the bus. The means for fetching instructions is configured to fetch multiple sequential instructions in a single memory cycle. In a variation of this embodiment of the invention, a programmable read only memory containing instructions for the central processing unit is connected to the bus. The means for fetching instructions includes means for assembling a plurality of instructions from the programmable read only memory and storing the plurality of instructions in the dynamic random access memory.

**[0014]** In another embodiment, the microprocessor system includes a central processing unit, a direct memory access processing unit and a memory connected by a bus. The direct memory access processing unit includes means for fetching instructions for the central processing unit and for fetching instructions for the direct memory access processing unit on the bus.

**[0015]** In a further embodiment, the microprocessor system, including the memory, is contained in an integrated circuit. The memory is a dynamic random access memory, and the means for fetching multiple instructions includes a column latch for receiving the multiple instructions.

**[0016]** In still another embodiment, the microprocessor system additionally includes an instruction register for the multiple instructions connected to the means for fetching instructions. A means is connected to the instruction register for supplying the multiple instructions in succession from the instruction register. A counter is connected to control the means for supplying the multiple instructions to supply the multiple instructions in succession. A means for decoding the multiple instructions is connected to receive the multiple instructions in succession from the means for supplying the multiple instructions. The counter is connected to said means for decoding to receive incrementing and reset control signals from the means for decoding. The means for decoding is configured to supply the reset control signal to the counter and to supply a control signal to the means for fetching instructions in response to a SKIP instruction in the multiple instructions. In a modification of this embodiment of the invention, the microprocessor system additionally has a loop counter connected to receive a decrement control signal from the means for decoding. The means for decoding is configured to supply the reset control signal to the counter and the decrement control signal to the loop counter in response to a MICROLOOP instruction in the multiple instructions. In a further modification to this embodiment of the invention, the means for decoding is configured to control the counter in response to an instruction utilizing a variable width operand. A means is connected to the counter to select the variable width operand in response to the counter.

**[0017]** In a still further embodiment, the microprocessor system includes an arithmetic logic unit. A first push down stack is connected to the arithmetic logic unit. The first push down stack includes means for storing a top item connected to a first input of the arithmetic logic unit and means for storing a next item connected to a second input of the arithmetic logic unit. The arithmetic logic unit has an output connected to the means for storing a top item. The means for storing a top item is connected to provide an input to a register file. The register file desirably is a second push down stack, and the means for storing a top item and the register file are bidirectionally connected.

**[0018]** In another embodiment, a data processing system has a microprocessor including a sensing circuit and a driver circuit, a memory, and an output enable line connected between the memory, the sensing circuit and the driver circuit. The sensing circuit is configured to provide a ready signal when the output enable line reaches a predetermined electrical level, such as a voltage. The microprocessor is configured so that the driver circuit provides an enabling signal on the output enable line responsive to the ready signal.

**[0019]** In a further embodiment, the microprocessor system has a ring counter variable speed system clock connected to the central processing unit. The central processing unit and the ring counter variable speed system clock are provided in a single integrated circuit. An input/output interface is connected to exchange coupling control signals, addresses and data with the input/output interface. A second clock independent of the ring counter variable speed system clock is connected to the input/output interface.

**[0020]** In yet another embodiment, a push down stack is connected to the arithmetic logic unit. The push down stack includes means for storing a top item connected to a first input of the arithmetic logic unit and means for storing a next item connected to a second input of the arithmetic logic unit. The arithmetic logic unit has an output connected to the means for storing a top item. The push down stack has a first plurality of stack elements configured as latches and a second plurality of stack elements configured as a random access memory. The first and second plurality of stack elements and the central processing unit are provided in a single integrated circuit. A third plurality of stack elements is configured as a random access memory external to the single integrated circuit. In this embodiment, desirably a first pointer is connected to the first plurality of stack elements, a second pointer connected to the second plurality of stack

elements, and a third pointer is connected to the third plurality of stack elements. The central processing unit is connected to pop items from the first plurality of stack elements. The first stack pointer is connected to the second stack pointer to pop a first plurality of items from the second plurality of stack elements when the first plurality of stack elements are empty from successive pop operations by the central processing unit. The second stack pointer is connected to the third stack pointer to pop a second plurality of items from the third plurality of stack elements when the second plurality of stack elements are empty from successive pop operations by the central processing unit.

5 [0021] In another embodiment, a first register is connected to supply a first input to the arithmetic logic unit. A first shifter is connected between an output of the arithmetic logic unit and the first register. A second register is connected to receive a starting polynomial value. An output of the second register is connected to a second shifter. A least significant bit of the second register is connected to The arithmetic logic unit. A third register is connected to supply feedback terms of a polynomial to the arithmetic logic unit. A down counter, for counting down a number corresponding to digits of a polynomial to be generated, is connected to the arithmetic logic unit. The arithmetic logic unit is responsive to a polynomial instruction to carry out an exclusive OR of the contents of the first register with the contents of the third register if the least significant bit of the second register is a "ONE" and to pass the contents of the first register unaltered if the least significant bit of the second register is a "ZERO", until the down counter completes a count. The polynomial to be generated results in said first register.

10 [0022] In still another embodiment, a result register is connected to supply a first input to the arithmetic logic unit. A first, left shifting shifter is connected between an output of the arithmetic logic unit and the result register. A multiplier register is connected to receive a multiplier in bit reversed form. An output of the multiplier register is connected to a second, right shifting shifter. A least significant bit of the multiplier register is connected to the arithmetic logic unit. A third register is connected to supply a multiplicand to said arithmetic logic unit. A down counter, for counting down a number corresponding to one less than the number of digits of the multiplier, is connected to the arithmetic logic unit. The arithmetic logic unit is responsive to a multiply instruction to add the contents of the result register with the contents of the third register, when the least significant bit of the multiplier register is a "ONE" and to pass the contents of the 15 result register unaltered, until the down counter completes a count. The product results in the result register.

20 [0023] Examples of embodiments of the present invention will now be described with reference to the drawings, in which:-

25 [0024] Figure 1 is an external, plan view of an integrated circuit package incorporating a microprocessor in accordance with an embodiment of the invention.

30 [0025] Figure 2 is a block diagram of a microprocessor in accordance with an embodiment of the invention.

35 [0026] Figure 3 is a block diagram of a portion of a data processing system incorporating the microprocessor of Figures 1 and 2.

[0027] Figure 4 is a more detailed block diagram of a portion of the microprocessor shown in Figure 2.

[0028] Figure 5 is a more detailed block diagram of another portion of the microprocessor shown in Figure 2.

40 [0029] Figure 6 is a block diagram of another portion of the data processing system shown in part in Figure 3 and incorporating the microprocessor of Figures 1-2 and 4-5.

[0030] Figures 7 and 8 are layout diagrams for the data processing system shown in part in Figures 3 and 6.

45 [0031] Figure 9 is a layout diagram of a second embodiment of a microprocessor in a data processing system on a single integrated circuit.

[0032] Figure 10 is a more detailed block diagram of a portion of the data processing system of Figures 7 and 8.

[0033] Figure 11 is a timing diagram useful for understanding operation of the system portion shown in Figure 12.

[0034] Figure 12 is another more detailed block diagram of a further portion of the data processing system of Figures 7 and 8.

50 [0035] Figure 13 is a more detailed block diagram of a portion of the microprocessor shown in Figure 2.

[0036] Figure 14 is a more detailed block and schematic diagram of a portion of the system shown in Figures 3 and 7-8.

[0037] Figure 15 is a graph useful for understanding operation of the system portion shown in Figure 14.

[0038] Figure 16 is a more detailed block diagram showing part of the system portion shown in Figure 4.

[0039] Figure 17 is a more detailed block diagram of a portion of the microprocessor shown in Figure 2.

55 [0040] Figure 18 is a more detailed block diagram of part of the microprocessor portion shown in Figure 17.

[0041] Figure 19 is a set of waveform diagrams useful for understanding operation of the part of the microprocessor portion shown in Figure 18.

[0042] Figure 20 is a more detailed block diagram showing another part of the system portion shown in Figure 4.

[0043] Figure 21 is a more detailed block diagram showing another part of the system portion shown in Figure 4.

[0044] Figures 22 and 23 are more detailed block diagrams showing another part of the system portion shown in Figure 4.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OVERVIEW

[0045] An embodiment of the microprocessor of this invention is desirably implemented as a 32-bit microprocessor optimized for:

5 HIGH EXECUTION SPEED, and  
LOW SYSTEM COST.

[0046] In this embodiment, the microprocessor can be thought of as 20 MIPS for 20 dollars. Important distinguishing 10 features of the microprocessor are:

15 Uses low-cost commodity DYNAMIC RAMS to run 20 MIPS  
4 instruction fetch per memory cycle  
On-chip fast page-mode memory management  
Runs fast without external cache  
Requires few interfacing chips  
Crams 32-bit CPU in 44 pin SOJ package

[0047] The instruction set is organized so that most operations can be specified with 8-bit instructions. Two positive 20 products of this philosophy are:

Programs are smaller,  
Programs can execute much faster.

[0048] The bottleneck in most computer systems is the memory bus. The bus is used to fetch instructions and fetch 25 and store data. The ability to fetch four instructions in a single memory bus cycle significantly increases the bus availability to handle data.

[0049] Turning now to the drawings, more particularly to Figure 1, there is shown a packaged 32-bit microprocessor 50 in a 44-pin plastic leadless chip carrier, shown approximately 100 times its actual size of about 0.8 inch on a side. 30 The fact that the microprocessor 50 is provided as a 44-pin package represents a substantial departure from typical microprocessor packages, which usually have about 200 input/output (I/O) pins. The microprocessor 50 is rated at 20 million instructions per second (MIPS). Address and data lines 52, also labelled D0-D31, are shared for addresses and data without speed penalty as a result of the manner in which the microprocessor 50 operates, as will be explained below.

35 DYNAMIC RAM

[0050] In addition to the low cost 44-pin package, another unusual aspect of the high performance microprocessor 50 is that it operates directly with dynamic random access memories (DRAMs), as shown by row address strobe (RAS) 40 and column address strobe (CAS) I/O pins 54. The other I/O pins for the microprocessor 50 include V<sub>DD</sub> pins 56, V<sub>SS</sub> pins 58, output enable pin 60, write pin 62, clock pin 64 and reset pin 66.

[0051] All high speed computers require high speed and expensive memory to keep up. The highest speed static 45 RAM memories cost as much as ten times as much as slower dynamic RAMs. This microprocessor has been optimized to use low-cost dynamic RAM in high-speed page-mode. Page-mode dynamic RAMs offer static RAM performance without the cost penalty. For example, low-cost 85 nsec. dynamic RAMs access at 25 nsec when operated in fast page-mode. Integrated fast page-mode control on the microprocessor chip simplifies system interfacing and results in a faster system.

[0052] Details of the microprocessor 50 are shown in Figure 2. The microprocessor 50 includes a main central 50 processing unit (CPU) 70 and a separate direct memory access (DMA) CPU 72 in a single integrated circuit making up the microprocessor 50. The main CPU 70 has a first 16 deep push down stack 74, which has a top item register 76 and a next item register 78, respectively connected to provide inputs to an arithmetic logic unit (ALU) 80 by lines 82 and 84. An output of the ALU 80 is connected to the top item register 76 by line 86. The output of the top item register at 82 is also connected by line 88 to an internal data bus 90.

[0053] A loop counter 92 is connected to a decrementer 94 by lines 96 and 98. The loop counter 92 is bidirectionally 55 connected to the internal data bus 90 by line 100. Stack pointer 102, return stack pointer 104, mode register 106 and instruction register 108 are also connected to the internal data bus 90 by lines 110, 112, 114 and 116, respectively. The internal data bus 90 is connected to memory controller 118 and to gate 120. The gate 120 provides inputs on lines 122, 124, and 126 to X register 128, program counter 130 and Y register 132 of return push down stack 134. The X

register 128, program counter 130 and Y register 132 provide outputs to internal address bus 136 on lines 138, 140 and 142. The internal address bus provides inputs to the memory controller 118 and to an incrementer 144. The incrementer 144 provides inputs to the X register, program counter and Y register via lines 146, 122, 124 and 126. The DMA CPU 72 provides inputs to the memory controller 118 on line 148. The memory controller 118 is connected to a RAM (not shown) by address/data bus 150 and control lines 152.

**[0054]** Figure 2 shows that the microprocessor 50 has a simple architecture. Prior art RISC microprocessors are substantially more complex in design. For example, the SPARC RISC microprocessor has three times the gates of the microprocessor 50, and the Intel 8960 RISC microprocessor has 20 times the gates of the microprocessor 50. The speed of this microprocessor is in substantial part due to this simplicity. The architecture incorporates push down stacks and register write to achieve this simplicity.

**[0055]** The microprocessor 50 incorporates an I/O that has been tuned to make heavy use of resources provided on the integrated circuit chip. On chip latches allow use of the same I/O circuits to handle three different things: column addressing, row addressing and data, with a slight to non-existent speed penalty. This triple bus multiplexing results in fewer buffers to expand, fewer interconnection lines, fewer I/O pins and fewer internal buffers.

**[0056]** The provision of on-chip DRAM control gives a performance equal to that obtained with the use of static RAMs. As a result, memory is provided at 1/4 the system cost of static RAM used in most RISC systems.

**[0057]** The microprocessor 50 fetches 4 instructions per memory cycle; the instructions are in an 8-bit format, and this is a 32-bit microprocessor. System speed is therefore 4 times the memory bus bandwidth. This ability enables the microprocessor to break the Von Neumann bottleneck of the speed of getting the next instruction. This mode of operation is possible because of the use of a push down stack and register array. The push down stack allows the use of implied addresses, rather than the prior art technique of explicit addresses for two sources and a destination.

**[0058]** Most instructions execute in 20 nanoseconds in the microprocessor 50. The microprocessor can therefore execute instructions at 50 peak MIPS without pipeline delays. This is a function of the small number of gates in the microprocessor 50 and the high degree of parallelism in the architecture of the microprocessor.

**[0059]** Figure 3 shows how column and row addresses are multiplexed on lines D8-D14 of the microprocessor 50 for addressing DRAM 150 from I/O pins 52. The DRAM 150 is one of eight, but only one DRAM 150 has been shown for clarity. As shown, the lines D11-D18 are respectively connected to row address inputs A0-A8 of the DRAM 150. Additionally, lines D12-D15 are connected to the data inputs DQ1-DQ4 of the DRAM 150. The output enable, write and column address strobe pins 54 are respectively connected to the output enable, write and column address strobe inputs of the DRAM 150 by lines 152. The row address strobe pin 54 is connected through row address strobe decode logic 154 to the row address strobe input of the DRAM 150 by lines 156 and 158.

**[0060]** D0-D7 pins 52 (Figure 1) are idle when the microprocessor 50 is outputting multiplexed row and column addresses on D11-D18 pins 52. The D0-D7 pins 52 can therefore simultaneously be used for I/O when right justified I/O is desired. Simultaneous addressing and I/O can therefore be carried out.

**[0061]** Figure 4 shows how the microprocessor 50 is able to achieve performance equal to the use of static RAMS with DRAMs through multiple instruction fetch in a single clock cycle and instruction fetch-ahead. Instruction register 108 receives four 8-bit byte instruction words 1-4 on 32-bit internal data bus 90. The four instruction byte 1-4 locations of the instruction register 108 are connected to multiplexer 170 by busses 172, 174, 176 and 178, respectively. A microprogram counter 180 is connected to the multiplexer 170 by lines 182. The multiplexer 170 is connected to decoder 184 by bus 186. The decoder 184 provides internal signals to the rest of the microprocessor 50 on lines 188.

**[0062]** Most significant bits 190 of each instruction byte 1-4 location are connected to a 4-input decoder 192 by lines 194. The output of decoder 192 is connected to memory controller 118 by line 196. Program counter 130 is connected to memory controller 118 by internal address bus 136, and the instruction register 108 is connected to the memory controller 118 by the internal data bus 90. Address/data bus 198 and control bus 200 are connected to the DRAMs 150 (Figure 3).

**[0063]** In operation, when the most significant bits 190 of remaining instructions 1-4 are "1" in a clock cycle of the microprocessor 50, there are no memory reference instructions in the queue. The output of decoder 192 on line 196 requests an instruction fetch ahead by memory controller 118 without interference with other accesses. While the current instructions in instruction register 108 are executing, the memory controller 118 obtains the address of the next set of four instructions from program counter 130 and obtains that set of instructions. By the time the current set of instructions has completed execution, the next set of instructions is ready for loading into the instruction register.

**[0064]** Details of the DMA CPU 72 are provided in Figure 5. Internal data bus 90 is connected to memory controller 118 and to DMA instruction register 210. The DMA instruction register 210 is connected to DMA program counter 212 by bus 214, to transfer size counter 216 by bus 218 and to timed transfer interval counter 220 by bus 222. The DMA instruction register 210 is also connected to DMA I/O and RAM address register 224 by line 226. The DMA I/O and RAM address register 224 is connected to the memory controller 118 by memory cycle request line 228 and bus 230. The DMA program counter 212 is connected to the internal address bus 136 by bus 232. The transfer size counter 216 is connected to a DMA instruction done decremementer 234 by lines 236 and 238. The decremementer 234 receives a

control input on memory cycle acknowledge line 240. When transfer size counter 216 has completed its count, it provides a control signal to DMA program counter 212 on line 242. Timed transfer interval counter 220 is connected to decrementer 244 by lines 246 and 248. The decrementer 244 receives a control input from a microprocessor system clock on line 250.

5 [0065] The DMA CPU 72 controls itself and has the ability to fetch and execute instructions. It operates as a co-processor to the main CPU 70 (Figure 2) for time specific processing.

[0066] Figure 6 shows how the microprocessor 50 is connected to an electrically programmable read only memory (EPROM) 260 by reconfiguring the data lines 52 so that some of the data lines 52 are input lines and some of them are output lines. Data lines 52 D0-D7 provide data to and from corresponding data terminals 262 of the EPROM 260. 10 Data lines 52 D9-D18 provide addresses to address terminals 264 of the EPROM 260. Data lines 52 D19-D31 provide inputs from the microprocessor 50 to memory and I/O decode logic 266. RAS 0/1 control line 268 provides a control signal for determining whether the memory and I/O decode logic provides a DRAM RAS output on line 270 or a column enable output for the EPROM 260 on line 272. Column address strobe terminal 60 of the microprocessor 50 provides an output enable signal on line 274 to the corresponding terminal 276 of the EPROM 260.

15 [0067] Figures 7 and 8 show the front and back of a one card data processing system 280 incorporating the microprocessor 50, MSM514258-10 type DRAMs 150 totalling 2 megabytes, a Motorola 50 MegaHertz crystal oscillator clock 282, I/O circuits 284 and a 27256 type EPROM 260. The I/O circuits 284 include a 74HC04 type high speed hex inverter circuit 286, an IDT39C828 type 10-bit inverting buffer circuit 288, an IDT39C822 type 10-bit inverting register circuit 290, and two IDT39C823 type 9-bit non-inverting register circuits 292. The card 280 is completed with a MAX12V 20 type DC-DC converter circuit 294, 34-pin dual AMP type headers 296, a coaxial female power connector 298, and a 3-pin AMP right angle header 300. The card 280 is a low cost, imbeddable product that can be incorporated in larger systems or used as an internal development tool.

[0068] The microprocessor 50 is a very high performance (50 MHz) RISC influenced 32-bit CPU designed to work closely with dynamic RAM. Clock for clock, the microprocessor 50 approaches the theoretical performance limits possible with a single CPU configuration. Eventually, the microprocessor 50 and any other processor is limited by the bus bandwidth and the number of bus paths. The critical conduit is between the CPU and memory.

25 [0069] One solution to the bus bandwidth/bus path problem is to integrate a CPU directly onto the memory chips, giving every memory a direct bus the CPU. Figure 9 shows another microprocessor 310 that is provided integrally with 1 megabit of DRAM 311 in a single integrated circuit 312. Until the present invention, this solution has not been practical, 30 because most high performance CPUs require from 500,000 to 1,000,000 transistors and enormous die sizes just by themselves. The microprocessor 310 is equivalent to the microprocessor 50 in Figures 1-8. The microprocessors 50 and 310 are the most transistor efficient high performance CPUs in existence, requiring fewer than 50,000 transistors for dual processors 70 and 72 (Figure 2) or 314 and 316 (less memory). The very high speed of the microprocessors 50 and 310 is to a certain extent a function of the small number of active devices. In essence, the less silicon gets in 35 the way, the faster the electrons can get where they are going.

[0070] The microprocessor 310 is therefore the only CPU suitable for integration on the memory chip die 312. Some simple modifications to the basic microprocessor 50 to take advantage of the proximity to the DRAM array 311 can also increase the microprocessor 50 clock speed by 50 percent, and probably more.

40 [0071] The microprocessor 310 core on board the DRAM die 312 provides most of the speed and functionality required for a large group of applications from automotive to peripheral control. However, the integrated CPU 310/DRAM 311 concept has the potential to redefine significantly the way multiprocessor solutions can solve a spectrum of very compute intensive problems. The CPU 310/DRAM 311 combination eliminates the Von Neumann bottleneck by distributing it across numerous CPU/DRAM chips 312. The microprocessor 310 is a particularly good core for multiprocessing, since it was designed with the SDI targeting array in mind, and provisions were made for efficient interprocessor 45 communications.

[0072] Traditional multiprocessor implementations have been very expensive in addition to being unable to exploit fully the available CPU horsepower. Multiprocessor systems have typically been built up from numerous board level or box level computers. The result is usually an immense amount of hardware with corresponding wiring, power consumption and communications problems. By the time the systems are interconnected, as much as 50 percent of the 50 bus speed has been utilized just getting through the interfaces.

[0073] In addition, multiprocessor system software has been scarce. A multiprocessor system can easily be crippled by an inadequate load-sharing algorithm in the system software, which allows one CPU to do a great deal of work and the others to be idle. Great strides have been made recently in systems software, and even UNIX V.4 may be enhanced to support multiprocessing. Several commercial products from such manufacturers as DUAL Systems and UNISOFT 55 do a credible job on 68030 type microprocessor systems now.

[0074] The microprocessor 310 architecture eliminates most of the interface friction, since up to 64 CPU 310/RAM 311 processors should be able to intercommunicate without buffers or latches. Each chip 312 has about 40 MIPS raw speed, because placing the DRAM 311 next to the CPU 310 allows the microprocessor 310 instruction cycle to be cut

in half, compared to the microprocessor 50. A 64 chip array of these chips 312 is more powerful than any other existing computer. Such an array fits on a 3 X 5 card, cost less than a FAX machine, and draw about the same power as a small television.

5 [0075] Dramatic changes in price/performance always reshape existing applications and almost always create new ones. The introduction of microprocessors in the mid 1970s created video games, personal computers, automotive computers, electronically controlled appliances, and low cost computer peripherals.

10 [0076] The integrated circuit 312 will find applications in all of the above areas, plus create some new ones. A common generic parallel processing algorithm handles convolution/Fast Fourier Transform (FFT)/pattern recognition. Interesting product possibilities using the integrated circuit 312 include high speed reading machines, real-time speech recognition, spoken language translation, real-time robot vision, a product to identify people by their faces, and an automotive or aviation collision avoidance system.

15 [0077] A real time processor for enhancing high density television (HDTV) images, or compressing the HDTV information into a smaller bandwidth, would be very feasible. The load sharing in HDTV could be very straightforward. Splitting up the task according to color and frame would require 6, 9 or 12 processors. Practical implementation might require 4 meg RAMs integrated with the microprocessor 310.

20 [0078] The microprocessor 310 has the following specifications:

CONTROL LINES

4 - POWER/GROUND

1 - CLOCK

20 32 - DATA I/O

4 - SYSTEM CONTROL

EXTERNAL MEMORY FETCH

EXTERNAL MEMORY FETCH AUTOINCREMENT X

EXTERNAL MEMORY FETCH AUTOINCREMENT Y

25 EXTERNAL MEMORY WRITE

EXTERNAL MEMORY WRITE AUTOINCREMENT X

EXTERNAL MEMORY WRITE AUTOINCREMENT Y

EXTERNAL PROM FETC

LOAD ALL X REGISTERS

30 LOAD ALL Y REGISTERS

LOAD ALL PC REGISTERS

EXCHANGE X AND Y

INSTRUCTION FETC

ADD TO PC

35 ADD TO X

WRITE MAPPING REGISTER

READ MAPPING REGISTER

REGISTER CONFIGURATION

MICROPROCESSOR 310 CPU 316 CORE

40 COLUMN LATCH1 (1024 BITS) 32 x 32 MUX

STACK POINTER (16 BITS)

COLUMN LATCH2 (1024 BITS) 32 X 32 MUX

RSTACK POINTER (16 BITS)

PROGRAM COUNTER 32 BITS

45 X0 REGISTER 32 BITS (ACTIVATED ONLY FOR ON-CHIP ACCESSES)

Y0 REGISTER 32 BITS (ACTIVATED ONLY FOR ON-CHIP ACCESSES)

LOOP COUNTER 32 BITS

DMA CPU 314 CORE

DMA PROGRAM COUNTER 24 BITS

50 INSTRUCTION REGISTER 32 BITS

I/O & RAM ADDRESS REGISTER 32 BITS

TRANSFER SIZE COUNTER 12 BITS

INTERVAL COUNTER 12 BITS

55 [0079] To offer memory expansion for the basic chip 312, an intelligent DRAM can be produced. This chip will be optimized for high speed operation with the integrated circuit 312 by having three on-chip address registers: Program Counter, X Register and Y register. As a result, to access the intelligent DRAM, no address is required, and a total access cycle could be as short as 10 nsec. Each expansion DRAM would maintain its own copy of the three registers and would be identified by a code specifying its memory address. Incrementing and adding to the three registers will

actually take place on the memory chips. A maximum of 64 intelligent DRAM peripherals would allow a large system to be created without sacrificing speed by introducing multiplexers or buffers.

5 [0080] There are certain differences between the microprocessor 310 and the microprocessor 50 that arise from providing the microprocessor 310 on the same die 312 with the DRAM 311. Integrating the DRAM 311 allows architectural changes in the microprocessor 310 logic to take advantage of existing on-chip DRAM 311 circuitry. Row and column design is inherent in memory architecture. The DRAMs 311 access random bits in a memory array by first selecting a row of 1024 bits, storing them into a column latch, and then selecting one of the bits as the data to be read or written.

10 [0081] The time required to access the data is split between the row access and the column access. Selecting data already stored in a column latch is faster than selecting a random bit by at least a factor of six. The microprocessor 310 takes advantage of this high speed by creating a number of column latches and using them as caches and shift registers. Selecting a new row of information may be thought of as performing a 1024-bit read or write with the resulting immense bus bandwidth.

15 1. The microprocessor 50 treats its 32-bit instruction register 108 (see Figures 2 and 4) as a cache for four 8-bit instructions. Since the DRAM 311 maintains a 1024-bit latch for the column bits, the microprocessor 310 treats the column latch as a cache for 128 8-bit instructions. Therefore, the next instruction will almost always be already present in the cache. Long loops within the cache are also possible and more useful than the 4 instruction loops in the microprocessor 50.

20 2. The microprocessor 50 uses two 16 x 32-bit deep register arrays 74 and 134 (Figure 2) for the parameter stack and the return stack. The microprocessor 310 creates two other 1024-bit column latches to provide the equivalent of two 32 X 32-bit arrays, which can be accessed twice as fast as a register array.

25 3. The microprocessor 50 has a DMA capability which can be used for I/O to a video shift register. The microprocessor 310 uses yet another 1024-bit column latch as a long video shift register to drive a CRT display directly. For color displays, three on-chip shift registers could also be used. These shift registers can transfer pixels at a maximum of 100 MHz.

30 4. The microprocessor 50 accesses memory via an external 32-bit bus. Most of the memory 311 for the microprocessor 310 is on the same die 312. External access to more memory is made using an 8-bit bus. The result is a smaller die, smaller package and lower power consumption than the microprocessor 50.

35 5. The microprocessor 50 consumes about a third of its operating power charging and discharging the I/O pins and associated capacitances. The DRAMs 150 (Figure 8) connected to the microprocessor 50 dissipate most of their power in the I/O drivers. A microprocessor 310 system will consume about one-tenth the power of a microprocessor 50 system, since having the DRAM 311 next to the processor 310 eliminates most of the external capacitances to be charged and discharged.

40 6. Multiprocessing means splitting a computing task between numerous processors in order to speed up the solution. The popularity of multiprocessing is limited by the expense of current individual processors as well as the limited interprocessor communications ability. The microprocessor 310 is an excellent multiprocessor candidate, since the chip 312 is a monolithic computer complete with memory, rendering it low-cost and physically compact.

45 The shift registers implemented with the microprocessor 310 to perform video output can also be configured as interprocessor communication links. The INMOS transputer attempted a similar strategy, but at much lower speed and without the performance benefits inherent in the microprocessor 310 column latch architecture. Serial I/O is a prerequisite for many multiprocessor topologies because of the many neighbor processors which communicate. A cube has 6 neighbors. Each neighbor communicates using these lines:

DATA IN  
CLOCK IN  
READY FOR DATA  
DATA OUT  
DATA READY?  
CLOCK OUT

50 55 A special start up sequence is used to initialize the on-chip DRAM 311 in each of the processors.

The microprocessor 310 column latch architecture allows neighbor processors to deliver information directly to internal registers or even instruction caches of other chips 312. This technique is not used with existing processors, because it only improves performance in a tightly coupled DRAM system.

7. The microprocessor 50 architecture offers two types of looping structures: LOOP-IF-DONE and MICRO-LOOP. The former takes an 8-bit to 24-bit operand to describe the entry point to the loop address. The latter performs a loop entirely within the 4 instruction queue and the loop entry point is implied as the first instruction in the queue. Loops entirely within the queue run without external instruction fetches and execute up to three times as fast as the long loop construct. The microprocessor 310 retains both constructs with a few differences. The microprocessor

310 microloop functions in the same fashion as the microprocessor 50 operation, except the queue is 1024-bits or 128 8-bit instructions long. The microprocessor 310 microloop can therefore contain jumps, branches, calls and immediate operations not possible in the 4 8-bit instruction microprocessor 50 queue.

5 Microloops in the microprocessor 50 can only perform simple block move and compare functions. The larger microprocessor 310 queue allows entire digital signal processing or floating point algorithms to loop at high speed in the queue.

The microprocessor 50 offers four instructions to redirect execution:

CALL  
BRANCH  
10 BRANCH-IF-ZERO  
LOOP-IF-NOT-DONE

These instructions take a variable length address operand 8, 16 or 24 bits long. The microprocessor 50 next address logic treats the three operands similarly by adding or subtracting them to the current program counter. For the microprocessor 310, the 16 and 24-bit operands function in the same manner as the 16 and 24-bit operands in the microprocessor 50. The 8-bit class operands are reserved to operate entirely within the instruction queue. Next address decisions can therefore be made quickly, because only 10 bits of addresses are affected, rather than 32. There is no carry or borrow generated past the 10 bits.

15 8. The microprocessor 310 CPU 316 resides on an already crowded DRAM die 312. To keep chip size as small as possible, the DMA processor 72 of the microprocessor 50 has been replaced with a more traditional DMA controller 314. DMA is used with the microprocessor 310 to perform the following functions:

20 Video output to a CRT  
Multiprocessor serial communications  
8-bit parallel I/O

25 The DMA controller 314 can maintain both serial and parallel transfers simultaneously. The following DMA sources and destinations are supported by the microprocessor 310:

DESCRIPTION	I/O	LINES
1. Video shift register	OUTPUT	1 to 3
2. Multiprocessor serial	BOTH	6 lines/channel
3. 8-bit parallel	BOTH	8 data, 4 control

30 The three sources use separate 1024-bit buffers and separate I/O pins. Therefore, all three may be active simultaneously without interference.

35 [0082] The microprocessor 310 can be implemented with either a single multiprocessor serial buffer or separate receive and sending buffers for each channel, allowing simultaneous bidirectional communications with six neighbors simultaneously.

40 [0083] Figures 10 and 11 provide details of the PROM DMA used in the microprocessor 50. The microprocessor 50 executes faster than all but the fastest PROMs. PROMs are used in a microprocessor 50 system to store program segments and perhaps entire programs. The microprocessor 50 provides a feature on power-up to allow programs to be loaded from low-cost, slow speed PROMs into high speed DRAM for execution. The logic which performs this function is part of the DMA memory controller 118. The operation is similar to DMA, but not identical, since four 8-bit bytes must be assembled on the microprocessor 50 chip, then written to the DRAM 150.

45 [0084] The microprocessor 50 directly interfaces to DRAM 150 over a triple multiplexed data and address bus 350, which carries RAS addresses, CAS addresses and data. The EPROM 260, on the other hand, is read with non-multiplexed busses. The microprocessor 50 therefore has a special mode which unmultiplexes the data and address lines to read 8 bits of EPROM data. Four 8-bit bytes are read in this fashion. The multiplexed bus 350 is turned back on, and the data is written to the DRAM 150.

50 [0085] When the microprocessor 50 detects a RESET condition, the processor stops the main CPU 70 and forces a mode 0 (PROM LOAD) instruction into the DMA CPU 72 instruction register. The DMA instruction directs the memory controller to read the EPROM 260 data at 8 times the normal access time for memory. Assuming a 50 MHz microprocessor 50, this means an access time of 320 nsec. The instruction also indicates:

[0086] The selection address of the EPROM 260 to be loaded,

55 [0087] The number of 32-bit words to transfer,

[0088] The DRAM 150 address to transfer into.

[0089] The sequence of activities to transfer one 32-bit word from EPROM 260 to DRAM 150 are:

1. RAS goes low at 352, latching the EPROM 260 select information from the high order address bits. The EPROM 260 is selected.
2. Twelve address bits (consisting of what is normally DRAM CAS addresses plus two byte select bits are placed on the bus 350 going to the EPROM 260 address pins. These signals will remain on the lines until the data from the EPROM 260 has been read into the microprocessor 50. For the first byte, the byte select bits will be binary 00.
- 5 3. CAS goes low at 354, enabling the EPROM 260 data onto the lower 8 bits of the external address/data bus 350. NOTE: It is important to recognize that, during this part of the cycle, the lower 8 bits of the external data/address bus are functioning as inputs, but the rest of the bus is still acting as outputs.
- 10 4. The microprocessor 50 latches these eight least significant bits internally and shifts them 8 bits left to shift them to the next significant byte position.
- 5 5. Steps 2, 3 and 4 are repeated with byte address 01.
6. Steps 2, 3 and 4 are repeated with byte address 10.
7. Steps 2, 3 and 4 are repeated with byte address 11.
8. CAS goes high at 356, taking the EPROM 260 off the data bus.
- 15 9. RAS goes high at 358, indicating the end of the EPROM 260 access.
- 10 10. RAS goes low at 360, latching the DRAM select information from the high order address bits. At the same time, the RAS address bits are latched into the DRAM 150. The DRAM 150 is selected.
11. CAS goes low at 362, latching the DRAM 150 CAS addresses.
- 20 12. The microprocessor 50 places the previously latched EPROM 260 32-bit data onto the external address/data bus 350. W goes low at 364, writing the 32 bits into the DRAM 150.
13. W goes high at 366. CAS goes high at 368. The process continues with the next word.

**[0090]** Figure 12 shows details of the microprocessor 50 memory controller 118. In operation, bus requests stay present until they are serviced. CPU 70 requests are prioritized at 370 in the order of: 1, Parameter Stack; 2, Return Stack; 3, Data Fetch; 4, Instruction Fetch. The resulting CPU request signal and a DMA request signal are supplied as bus requests to bus control 372, which provides a bus grant signal at 374. Internal address bus 136 and a DMA counter 376 provide inputs to a multiplexer 378. Either a row address or a column address are provided as an output to multiplexed address bus 380 as an output from the multiplexer 378. The multiplexed address bus 380 and the internal data bus 90 provide address and data inputs, respectively, to multiplexer 382. Shift register 384 supplies row address strobe (RAS) 1 and 2 control signals to multiplexer 386 and column address strobe (CAS) 1 and 2 control signals to multiplexer 388 on lines 390 and 392. The shift register 384 also supplies output enable (OE) and write (W) signals on lines 394 and 396 and a control signal on line 398 to multiplexer 382. The shift register 384 receives a RUN signal on line 400 to generate a memory cycle and supplies a MEMORY READY signal on line 402 when an access is complete.

### 35 STACK/REGISTER ARCHITECTURE

**[0091]** Most microprocessors use on-chip registers for temporary storage of variables. The on-chip registers access data faster than off-chip RAM. A few microprocessors use an on-chip push down stack for temporary storage.

**[0092]** A stack has the advantage of faster operation compared to on-chip registers by avoiding the necessity to select source and destination registers. (A math or logic operation always uses the top two stack items as source and the top of stack as destination.) The stack's disadvantage is that it makes some operations clumsy. Some compiler activities in particular require on-chip registers for efficiency.

**[0093]** As shown in Figure 13, the microprocessor 50 provides both on-chip registers 134 and a stack 74 and reaps the benefits of both.

45

BENEFITS:

**[0094]**

- 50 1. Stack math and logic is twice as fast as those available on an equivalent register only machine. Most programmers and optimizing compilers can take advantage of this feature.
2. Sixteen registers are available for on-chip storage of local variables which can transfer to the stack for computation. The accessing of variables is three to four times as fast as available on a strictly stack machine.

**[0095]** The combined stack 74/register 134 architecture has not been used previously due to inadequate understanding by computer designers of optimizing compilers and the mix of transfer versus math/logic instructions.

## ADAPTIVE MEMORY CONTROLLER

**[0096]** A microprocessor must be designed to work with small or large memory configurations. As more memory loads are added to the data, address, and control lines, the switching speed of the signals slows down. The microprocessor 50 multiplexes the address/data bus three ways, so timing between the phases is critical. A traditional approach to the problem allocates a wide margin of time between bus phases so that systems will work with small or large numbers of memory chips connected. A speed compromise of as much as 50% is required.

**[0097]** As shown in Figure 14, the microprocessor 50 uses a feedback technique to allow the processor to adjust memory bus timing to be fast with small loads and slower with large ones. The OUTPUT ENABLE (OE) line 152 from the microprocessor 50 is connected to all memories 150 on the circuit board. The loading on the output enable line 152 to the microprocessor 50 is directly related to the number of memories 150 connected. By monitoring how rapidly OE 152 goes high after a read, the microprocessor 50 is able to determine when the data hold time has been satisfied and place the next address on the bus.

**[0098]** The level of the OE line 152 is monitored by CMOS input buffer 410 which generates an internal READY signal on line 412 to the microprocessor's memory controller. Curves 414 and 416 of the Figure 15 graph show the difference in rise time likely to be encountered from a lightly to heavily loaded memory system. When the OE line 152 has reached a predetermined level to generate the READY signal, driver 418 generates an OUTPUT ENABLE signal on OE line 152.

## 20 SKIP WITHIN THE INSTRUCTION CACHE

**[0099]** The microprocessor 50 fetches four 8-bit instructions each memory cycle and stores them in a 32-bit instruction register 108, as shown in Figure 16. A class of "test and skip" instructions can very rapidly execute a very fast jump operation within the four instruction cache.

### 25 SKIP CONDITIONS:

**[0100]** Always

30 ACC non-zero

ACC negative

Carry flag equal logic one

Never

ACC equal zero

ACC positive

35 Carry flag equal logic zero

The SKIP instruction can be located in any of the four byte positions 420 in the 32-bit instruction register 108. If the test is successful, SKIP will jump over the remaining one, two, or three 8-bit instructions in the instruction register 108 and cause the next four-instruction group to be loaded into the register 108. As shown, the SKIP operation is implemented by resetting the 2-bit microinstruction counter 180 to zero on line 422 and simultaneously latching the next instruction group into the register 108. Any instructions following the SKIP in the instruction register are overwritten by the new instructions and not executed.

**[0101]** The advantage of SKIP is that optimizing compilers and smart programmers can often use it in place of the longer conditional JUMP instruction. SKIP also makes possible microloops which exit when the loop counts down or when the SKIP jumps to the next instruction group. The result is very fast code.

**[0102]** Other machines (such as the PDP-8 and Data General NOVA) provide the ability to skip a single instruction. The microprocessor 50 provides the ability to skip up to three instructions.

## MICROLOOP IN THE INSTRUCTION CACHE

**[0103]** The microprocessor 50 provides the MICROLOOP instruction to execute repetitively from one to three instructions residing in the instruction register 108. The microloop instruction works in conjunction with the LOOP COUNTER 92 (Figure 2) connected to the internal data bus 90. To execute a microloop, the program stores a count in LOOP COUNTER 92. MICROLOOP may be placed in the first, second, third, or last byte 420 of the instruction register 108. If placed in the first position, execution will just create a delay equal to the number stored in LOOP COUNTER 92 times the machine cycle. If placed in the second, third, or last byte 420, when the microloop instruction is executed, it will test the LOOP COUNT for zero. If zero, execution will continue with the next instruction. If not zero, the LOOP COUNTER 92 is decremented and the 2-bit microinstruction counter is cleared, causing the preceding instructions in the instruction register to be executed again.

[0104] Microloop is useful for block move and search operations. By executing a block move completely out of the instruction register 108, the speed of the move is doubled, since all memory cycles are used by the move rather than being shared with instruction fetching. Such a hardware implementation of microloops is much faster than conventional software implementation of a comparable function.

5

#### OPTIMAL CPU CLOCK SCHEME

[0105] The designer of a high speed microprocessor must produce a product which operate over wide temperature ranges, wide voltage swings, and wide variations in semiconductor processing. Temperature, voltage, and process all 10 affect transistor propagation delays. Traditional CPU designs are done so that with the worse case of the three parameters, the circuit will function at the rated clock speed. The result are designs that must be clocked a factor of two slower than their maximum theoretical performance, so they will operate properly in worse case conditions.

15

[0106] The microprocessor 50 uses the technique shown in Figures 17-19 to generate the system clock and its required phases. Clock circuit 430 is the familiar "ring oscillator" used to test process performance. The clock is fabricated on the same silicon chip as the rest of the microprocessor 50.

15

[0107] The ring oscillator frequency is determined by the parameters of temperature, voltage, and process. At room 20 temperature, the frequency will be in the neighborhood of 100 MHZ. At 70 degrees Centigrade, the speed will be 50 MHZ. The ring oscillator 430 is useful as a system clock, with its stages 431 producing phase 0-phase 3 outputs 433 shown in Figure 19, because its performance tracks the parameters which similarly affect all other transistors on the same silicon die. By deriving system timing from the ring oscillator 430, CPU 70 will always execute at the maximum frequency possible, but never too fast. For example, if the processing of a particular die is not good resulting in slow transistors, the latches and gates on the microprocessor 50 will operate slower than normal. Since the microprocessor 50 ring oscillator clock 430 is made from the same transistors on the same die as the latches and gates, it too will operate slower (oscillating at a lower frequency), providing compensation which allows the rest of the chip's logic to 25 operate properly.

25

#### ASYNCHRONOUS/SYNCHRONOUS CPU

[0108] Most microprocessors derive all system timing from a single clock. The disadvantage is that different parts 30 of the system can slow all operations. The microprocessor 50 provides a dual-clock scheme as shown in Figure 17, with the CPU 70 operating asynchronously to I/O interface 432 forming part of memory controller 118 (Figure 2) and the I/O interface 432 operating synchronously with the external world of memory and I/O devices. The CPU 70 executes at the fastest speed possible using the adaptive ring counter clock 430. Speed may vary by a factor of four depending upon temperature, voltage, and process. The external world must be synchronized to the microprocessor 50 for operations such as video display updating and disc drive reading and writing. This synchronization is performed by the I/O 35 interface 432, speed of which is controlled by a conventional crystal clock 434. The interface 432 processes requests for memory accesses from the microprocessor 50 and acknowledges the presence of I/O data. The microprocessor 50 fetches up to four instructions in a single memory cycle and can perform much useful work before requiring another memory access. By decoupling the variable speed of the CPU 70 from the fixed speed of the I/O interface 432, optimum 40 performance can be achieved by each. Recoupling between the CPU 70 and the interface 432 is accomplished with handshake signals on lines 436, with data/addresses passing on bus 90, 136.

#### ASYNCHRONOUS/SYNCHRONOUS CPU IMBEDDED ON A DRAM CHIP

45

[0109] System performance is enhanced even more when the DRAM 311 and CPU 314 (Figure 9) are located on the same die. The proximity of the transistors means that DRAM 311 and CPU 314 parameters will closely follow each other. At room temperature, not only would the CPU 314 execute at 100 MHZ, but the DRAM 311 would access fast enough to keep up. The synchronization performed by the I/O interface 432 would be for DMA and reading and writing I/O ports. In some systems (such as calculators) no I/O synchronization at all would be required, and the I/O clock 50 would be tied to the ring counter clock.

50

#### VARIABLE WIDTH OPERANDS

[0110] Many microprocessors provide variable width operands. The microprocessor 50 handles operands of 8, 16, 55 or 24 bits using the same op-code. Figure 20 shows the 32-bit instruction register 108 and the 2-bit microinstruction register 180 which selects the 8-bit instruction. Two classes of microprocessor 50 instructions can be greater than 8-bits, JUMP class and IMMEDIATE. A JUMP or IMMEDIATE op-code is 8-bits, but the operand can be 8, 16, or 24 bits long. This magic is possible because operands must be right justified in the instruction register. This means that

the least significant bit of the operand is always located in the least significant bit of the instruction register. The microinstruction counter 180 selects which 8-bit instruction to execute. If a JUMP or IMMEDIATE instruction is decoded, the state of the 2-bit microinstruction counter selects the required 8, 16, or 24 bit operand onto the address or data bus. The unselected 8-bit bytes are loaded with zeros by operation of decoder 440 and gates 442. The advantage of this technique is the saving of a number of op-codes required to specify the different operand sizes in other microprocessors.

#### TRIPLE STACK CACHE

[0111] Computer performance is directly related to the system memory bandwidth. The faster the memories, the faster the computer. Fast memories are expensive, so techniques have been developed to move a small amount of high-speed memory around to the memory addresses where it is needed. A large amount of slow memory is constantly updated by the fast memory, giving the appearance of a large fast memory array. A common implementation of the technique is known as a high-speed memory cache. The cache may be thought of as fast acting shock absorber smoothing out the bumps in memory access. When more memory is required than the shock can absorb, it bottoms out and slow speed memory is accessed. Most memory operations can be handled by the shock absorber itself.

[0112] The microprocessor 50 architecture has the ALU 80 (Figure 2) directly coupled to the top two stack locations 76 and 78. The access time of the stack 74 therefore directly affects the execution speed of the processor. The microprocessor 50 stack architecture is particularly suitable to a triple cache technique, shown in Figure 21 which offers the appearance of a large stack memory operating at the speed of on-chip latches 450. Latches 450 are the fastest form of memory device built on the chip, delivering data in as little as 3 nsec. However latches 450 require large numbers of transistors to construct. On-chip RAM 452 requires fewer transistors than latches, but is slower by a factor of five (15 nsec access). Off-chip RAM 150 is the slowest storage of all. The microprocessor 50 organizes the stack memory hierarchy as three interconnected stacks 450, 452 and 454. The latch stack 450 is the fastest and most frequently used. The on-chip RAM stack 452 is next. The off-chip RAM stack 454 is slowest. The stack modulation determines the effective access time of the stack. If a group of stack operations never push or pull more than four consecutive items on the stack, operations will be entirely performed in the 3 nsec latch stack. When the four latches 456 are filled, the data in the bottom of the latch stack 450 is written to the top of the on-chip RAM stack 452. When the sixteen locations 458 in the on-chip RAM stack 452 are filled, the data in the bottom of the on-chip RAM stack 452 is written to the top of the off-chip RAM stack 454. When popping data off a full stack 450, four pops will be performed before stack empty line 460 from the latch stack pointer 462 transfers data from the on-chip RAM stack 452. By waiting for the latch stack 450 to empty before performing the slower on-chip RAM access, the high effective speed of the latches 456 are made available to the processor. The same approach is employed with the on-chip RAM stack 452 and the off-chip RAM stack 454.

#### POLYNOMIAL GENERATION INSTRUCTION

[0113] Polynomials are useful for error correction, encryption, data compression, and fractal generation. A polynomial is generated by a sequence of shift and exclusive OR operations. Special chips are provided for this purpose in the prior art.

[0114] The microprocessor 50 is able to generate polynomials at high speed without external hardware by slightly modifying how the ALU 80 works. As shown in Figure 21, a polynomial is generated by loading the "order" (also known as the feedback terms) into C Register 470. The value thirty one (resulting in 32 iterations) is loaded into DOWN COUNTER 472. A register 474 is loaded with zero. B register 476 is loaded with the starting polynomial value. When the POLY instruction executes, C register 470 is exclusively ORed with A register 474 if the least significant bit of B register 476 is a one. Otherwise, the contents of the A register 474 passes through the ALU 80 unaltered. The combination of A and B is then shifted right (divided by 2) with shifters 478 and 480. The operation automatically repeats the specified number of iterations, and the resulting polynomial is left in A register 474.

#### FAST MULTIPLY

[0115] Most microprocessors offer a 16 X 16 or 32 X 32 bit multiply instruction. Multiply when performed sequentially takes one shift/add per bit, or 32 cycles for 32 bit data. The microprocessor 50 provides a high speed multiply which allows multiplication by small numbers using only a small number of cycles. Figure 23 shows the logic used to implement the high speed algorithm. To perform a multiply, the size of the multiplier less one is placed in the DOWN COUNTER 472. For a four bit multiplier, the number three would be stored in the DOWN COUNTER 472. Zero is loaded into the A register 474. The multiplier is written bit reversed into the B Register 476. For example, a bit reversed five (binary 0101) would be written into B as 1010. The multiplicand is written into the C register 470. Executing the FAST MULT

5 instruction will leave the result in the A Register 474, when the count has been completed. The fast multiply instruction is important because many applications scale one number by a much smaller number. The difference in speed between multiplying a 32 X 32 bit and a 32 X 4 bit is a factor of 8. If the least significant bit of the multiplier is a "ONE", the contents of the A register 474 and the C register 470 are added. If the least significant bit of the multiplier is a "ZERO", the contents of the A register are passed through the ALU 80 unaltered. The output of the ALU 80 is shifted left by shifter 482 in each iteration. The contents of the B register 476 are shifted right by the shifter 480 in each iteration.

#### INSTRUCTION EXECUTION PHILOSOPHY

10 [0116] The microprocessor 50 uses high speed D latches in most of the speed critical areas. Slower on-chip RAM is used as secondary storage.  
[0117] The microprocessor 50 philosophy of instruction execution is to create a hierarchy of speed as follows:

15	Logic and D latch transfers	1 cycle	20 nsec
	Math	2 cycles	40 nsec
	Fetch/store on-chip RAM	2 cycles	40 nsec
	Fetch/store in current RAS page	4 cycles	80 nsec
	Fetch/store with RAS cycle	11 cycles	220 nsec

20 With a 50 MHZ clock, many operations can be performed in 20 nsec. and almost everything else in 40 nsec.  
[0118] To maximize speed, certain techniques in processor design have been used. They include:

25 Eliminating arithmetic operations on addresses,  
Fetching up to four instructions per memory cycle,  
Pipelineless instruction decoding  
Generating results before they are needed,  
Use of three level stack caching.

#### 30 PIPELINE PHILOSOPHY

[0119] Computer instructions are usually broken down into sequential pieces, for example: fetch, decode, register read, execute, and store. Each piece will require a single machine cycle. In most Reduced Instruction Set Computer (RISC) chips, instruction require from three to six cycles.  
[0120] RISC instructions are very parallel. For example, each of 70 different instructions in the SPARC (SUN Computer's RISC chip) has five cycles. Using a technique called "pipelining", the different phases of consecutive instructions can be overlapped.  
[0121] To understand pipelining, think of building five residential homes. Each home will require in sequence, a foundation, framing, plumbing and wiring, roofing, and interior finish. Assume that each activity takes one week. To build one house will take five weeks.  
[0122] But what if you want to build an entire subdivision? You have only one of each work crew, but when the foundation men finish on the first house, you immediately start them on the second one, and so on. At the end of five weeks, the first home is complete, but you also have five foundations. If you have kept the framing, plumbing, roofing, and interior guys all busy, from five weeks on, a new house will be completed each week.  
[0123] This is the way a RISC chip like SPARC appears to execute an instruction in a single machine cycle. In reality, a RISC chip is executing one fifth of five instructions each machine cycle. And if five instructions stay in sequence, an instruction will be completed each machine cycle.  
[0124] The problems with a pipeline are keeping the pipe full with instructions. Each time an out of sequence instruction such as a BRANCH or CALL occurs, the pipe must be refilled with the next sequence. The resulting dead time to refill the pipeline can become substantial when many IF/THEN/ELSE statements or subroutines are encountered.

#### 50 THE PIPELINE APPROACH

[0125] The microprocessor 50 has no pipeline as such. The approach of this microprocessor to speed is to overlap instruction fetching with execution of the previously fetched instruction(s). Beyond that, over half the instructions (the most common ones) execute entirely in a single machine cycle of 20 nsec. This is possible because:

1. Instruction decoding resolves in 2.5 nsec.

2. Incremented/decremented and some math values are calculated before they are needed, requiring only a latching signal to execute.
3. Slower memory is hidden from high speed operations by high-speed D latches which access in 4 nsec.

5 The disadvantage for this microprocessor is a more complex chip design process. The advantage for the chip user is faster ultimate throughput since pipeline stalls cannot exist. Pipeline synchronization with availability flag bits and other such pipeline handling is not required by this microprocessor.

10 [0126] For example, in some RISC machines an instruction which tests a status flag may have to wait for up to four cycles for the flag set by the previous instruction to be available to be tested. Hardware and software debugging is also somewhat easier because the user doesn't have to visualize five instructions simultaneously in the pipe.


#### OVERLAPPING INSTRUCTION FETCH/EXECUTE

15 [0127] The slowest procedure the microprocessor 50 performs is to access memory. Memory is accessed when data is read or written. Memory is also read when instructions are fetched. The microprocessor 50 is able to hide fetch of the next instruction behind the execution of the previously fetched instruction(s). The microprocessor 50 fetches instructions in 4-byte instruction groups. An instruction group may contain from one to four instructions. The amount of time required to execute the instruction group ranges from 4 cycles for simple instructions to 64 cycles for a multiply.

20 [0128] When a new instruction group is fetched, the microprocessor instruction decoder looks at the most significant bit of all four of the bytes. The most significant bit of an instruction determines if a memory access is required. For example, CALL, FETCH, and STORE all require a memory access to execute. If all four bytes have nonzero most significant bits, the microprocessor initiates the memory fetch of the next sequential 4-byte instruction group. When the last instruction in the group finishes executing, the next 4-byte instruction group is ready and waiting on the data bus needing only to be latched into the instruction register. If the 4-byte instruction group required four or more cycles 25 to execute and the next sequential access was a column address strobe (CAS) cycle, the instruction fetch was completely overlapped with execution.

#### INTERNAL ARCHITECTURE

30 [0129] The microprocessor 50 architecture consists of the following:



40

45

50

55

Used for math and logic.

Used for subroutine and interrupt return addresses as well as local variables.

5

Push down stack.  
Can overflow into  
off-chip RAM.

Push down stack.  
Can overflow into  
off-chip RAM.

15

Can also be accessed relative to top of stack.

20

LOOP COUNTER (32-bits, can decrement by 1)

Used by class of test and loop instructions.

25

X REGISTER (32-bits, can increment or decrement by 4). Used to point to RAM locations.

30

PROGRAM COUNTER (32-bits, increments by 4). Points to 4-byte instruction groups in RAM.

INSTRUCTION REG (32-Bits). Holds 4-byte instruction groups while they are being decoded and executed.

35

\* Math and logic operations use the TOP item and NEXT to top Parameter Stack items as the operands. The result is pushed onto the Parameter Stack.

45

\* Return addresses from subroutines are placed on the Return Stack. The Y REGISTER is used as a pointer to RAM locations. Since the Y REGISTER is the top item of the Return Stack, nesting of indices is straightforward.

55

MODE - A register with mode and status bits.

5 MODE-BITS:

- Slow down memory accesses by 8 if "1". Run full speed if "0". (Provided for access to slow EPROM.)
- Divide the system clock by 1023 if "1" to reduce power consumption. Run full speed if "0". (On-chip counters slow down if this bit is set.)
- Enable external interrupt 1.
- Enable external interrupt 2.
- Enable external interrupt 3.
- Enable external interrupt 4.
- Enable external interrupt 5.
- Enable external interrupt 6.
- Enable external interrupt 7.

25

ON-CHIP MEMORY LOCATIONS:

MODE-BITS

30 DMA-POINTER

DMA-COUNTER

STACK-POINTER - Pointer into Parameter Stack.

35 STACK-DEPTH - Depth of on-chip Parameter Stack

RSTACK-POINTER - Pointer into Return Stack

RSTACK-DEPTH - Depth of on-chip Return Stack

40 ADDRESSING MODE HIGH POINTS

[0130] The data bus is 32-bits wide. All memory fetches and stores are 32-bits. Memory bus addresses are 30 bits. The least significant 2 bits are used to select one-of-four bytes in some addressing modes. The Program Counter, X Register, and Y Register are implemented as D latches with their outputs going to the memory address bus and the bus incrementer/decrementer. Incrementing one of these registers can happen quickly, because the incremented value has already rippled through the inc/dec logic and need only be clocked into the latch. Branches and Calls are made to 32-bit word boundaries.

50 INSTRUCTION SET

32-BIT INSTRUCTION FORMAT

[0131] The thirty two bit instructions are CALL, BRANCH, BRANCH-IF-ZERO, and LOOP-IF-NOT-DONE. These instructions require the calculation of an effective address. In many computers, the effective address is calculated by adding or subtracting an operand with the current Program Counter. This math operation requires from four to seven machine cycles to perform and can definitely bog down machine execution. The microprocessor's strategy is to perform the required math operation at assembly or linking time and do a much simpler "Increment to next page" or "Decrement to previous page" operation at run time. As a result, the microprocessor branches execute in a single cycle.

24-BIT OPERAND FORM: Byte 1 Byte 2 Byte 3 Byte 4 WWWWWWW XX - YYYYYYYY - YYYYYYYY - YYYYYYYY  
With a 24-bit operand, the current page is considered to be defined by the most significant 6 bits of the Program Counter.

5 16-BIT OPERAND FORM: QQQQQQQQ - WWWWWWW XX - YYYYYYYY - YYYYYYYY With a 16-bit operand, the current page is considered to be defined by the most significant 14 bits of the Program Counter.

8-BIT OPERAND FORM: QQQQQQQQ - QQQQQQQQ - WWWWWWW XX - YYYYYYYY With an 8-bit operand, the current page is considered to be defined by the most significant 22 bits of the Program Counter.

10 QQQQQQQQ - Any 8-bit instruction.  
WWWWWWW - Instruction op-code.  
XX - Select how the address bits will be used: 00 - Make all high-order bits zero. (Page zero addressing)  
15 01 - Increment the high-order bits. (Use next page) 10 - Decrement the high-order bits.  
(Use previous page)  
11 - Leave the high-order bits unchanged. (Use current page)

20 YYYYYYYY - The address operand field. This field is always shifted left two bits (to generate a word rather than byte address) and loaded into the Program Counter. The microprocessor instruction decoder figures out the width of the operand field by the location of the instruction op-code in the four bytes.

25 [0132] The compiler or assembler will normally use the shortest operand required to reach the desired address so that the leading bytes can be used to hold other instructions. The effective address is calculated by combining:

[0133] The current Program Counter,

[0134] The 8, 16, or 24 bit address operand in the instruction, Using one of the four allowed addressing modes.

#### EXAMPLES OF EFFECTIVE ADDRESS CALCULATION

##### EXAMPLE 1:

30 [0135]

Byte 1	Byte 2	Byte 3	Byte 4
QQQQQQQQ	QQQQQQQQ	00000011	10011000

35 [0136] The "QQQQQQQQs" in Byte 1 and 2 indicate space in the 4-byte memory fetch which could be hold two other instructions to be executed prior to the CALL instruction. Byte 3 indicates a CALL instruction (six zeros) in the current page (indicated by the 11 bits). Byte 4 indicates that the hexadecimal number 98 will be forced into the Program Counter bits 2 through 10. (Remember, a CALL or BRANCH always goes to a word boundary so the two least significant bits 40 are always set to zero). The effect of this instruction would be to CALL a subroutine at WORD location HEX 98 in the current page. The most significant 22 bits of the Program Counter define the current page and will be unchanged.

##### EXAMPLE 2:

45 [0137]

Byte 1	Byte 2	Byte 3	Byte 4
000001 01	00000001	00000000	00000000

50 [0138] If we assume that the Program Counter was HEX 0000 0156 which is binary:  
00000000 00000000 00000001 01010110 = OLD PROGRAM COUNTER.

Byte 1 indicates a BRANCH instruction op code (000001) and "01" indicates select the next page. Byte 2,3, and 4 are the address operand. These 24-bits will be shifted to the left two places to define a WORD address. HEX 0156 shifted left two places is HEX 0558. Since this is a 24-bit operand instruction, the most significant 6 bits of the Program Counter define the current page. These six bits will be incremented to select the next page. Executing this instruction will cause the Program Counter to be loaded with HEX 0400 0558 which is binary:

00000100 00000000 00000101 01011000 = NEW PROGRAM COUNTER.

INSTRUCTIONS

CALL-LONG

5 [0139] 0000 00XX - - YYYYYYYY - YYYYYYYY - YYYYYYYY  
[0140] Load the Program Counter with the effective WORD address specified. Push the current PC contents onto the RETURN STACK.  
[0141] OTHER EFFECTS: CARRY or modes, no effect. May cause Return Stack to force an external memory cycle if on-chip Return Stack is full.

10 BRANCH

[0142] 0000 01XX - YYYYYYYY - YYYYYYYY - YYYYYYYY  
[0143] Load the Program Counter with the effective WORD address specified.  
15 [0144] OTHER EFFECTS: NONE

BRANCH-IF-ZERO

20 [0145] 0000 10XX - YYYYYYYY - YYYYYYYY - YYYYYYYY  
[0146] Test the TOP value on the Parameter Stack. If the value is equal to zero, load the Program Counter with the effective WORD address specified. If the TOP value is not equal to zero, increment the Program Counter and fetch and execute the next instruction.  
[0147] OTHER EFFECTS: NONE

25 LOOP-IF-NOT-DONE

[0148] 0000 11YY - (XXXX XXXX) - (XXXX XXXX) - (XXXX XXXX)  
[0149] If the LOOP COUNTER is not zero, load the Program Counter with the effective WORD address specified. If the LOOP COUNTER is zero, decrement the LOOP COUNTER, increment the Program Counter and fetch and execute the next instruction.  
30 [0150] OTHER EFFECTS: NONE

8-BIT INSTRUCTIONS PHILOSOPHY

35 [0151] Most of the work in the microprocessor 50 is done by the 8-bit instructions. Eight bit instructions are possible with the microprocessor because of the extensive use of implied stack addressing. Many 32-bit architectures use 8-bits to specify the operation to perform but use an additional 24-bits to specify two sources and a destination.  
[0152] For math and logic operations, the microprocessor 50 exploits the inherent advantage of a stack by designating the source operand(s) as the top stack item and the next stack item. The math or logic operation is performed, the 40 operands are popped from the stack, and the result is pushed back on the stack. The result is a very efficient utilization of instruction bits as well as registers. A comparable situation exists between Hewlett Packard calculators (which use a stack) and Texas Instrument calculators which don't. The identical operation on an HP will require one half to one third the keystrokes of the TI.  
[0153] The availability of 8-bit instructions also allows another architectural innovation, the fetching of four instructions 45 in a single 32-bit memory cycle. The advantages of fetching multiple instructions are:

Increased execution speed even with slow memories,  
Similar performance to the Harvard (separate data and instruction busses) without the expense,  
Opportunities to optimize groups of instructions,  
50 The capability to perform loops within this mini-cache.

The microloops inside the four instruction group are effective for searches and block moves.

SKIP INSTRUCTIONS

55 [0154] The microprocessor 50 fetches instructions in 32-bit chunks called 4-byte instruction groups. These four bytes may contain four 8-bit instructions or some mix of 8-bit and 16 or 24-bit instructions. SKIP instructions in the microprocessor skip any remaining instructions in a 4-byte instruction group and cause a memory fetch to get the next 4-byte

instruction group. Conditional SKIPS when combined with 3-byte BRANCHES will create conditional BRANCHES. SKIPS may also be used in situations when no use can be made of the remaining bytes in a 4-instruction group. A SKIP executes in a single cycle, whereas a group of three NOPs would take three cycles.

5	SKIP-ALWAYS -	Skip any remaining instructions in this 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group.
10	SKIP-IF-ZERO -	If the TOP item of the Parameter Stack is zero, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item is not zero, execute the next sequential instruction.
15	SKIP-IF-POSITIVE -	If the TOP item of the Parameter Stack has a the most significant bit (the sign bit) equal to "0", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item is not "0", execute the next sequential instruction.
20	SKIP-IF-NO-CARRY -	If the CARRY flag from a SHIFT or arithmetic operation is not equal to "1", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the CARRY is equal to "1", execute the next sequential instruction.
25	SKIP-NEVER	Execute the next sequential (NOP) instruction. (Delay one machine cycle).
30	SKIP-IF-NOT-ZERO -	If the TOP item on the Parameter Stack is not equal to "0", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item is equal 0", execute the next sequential instruction.
35	SKIP-IF-NEGATIVE -	If the TOP item on the Parameter Stack has its most significant bit (sign bit) set to "1", skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the TOP item has its most significant bit set to "0", execute the next sequential instruction.
40	SKIP-IF-CARRY -	If the CARRY flag is set to "1" as a result of SHIFT or arithmetic operation, skip any remaining instructions in the 4-byte instruction group. Increment the most significant 30-bits of the Program Counter and proceed to fetch the next 4-byte instruction group. If the CARRY flag is "0", execute the next sequential instruction.

## MICROLOOPS

35 [0155] Microloops are a unique feature of the microprocessor architecture which allows controlled looping within a 4-byte instruction group. A microloop instruction tests the LOOP COUNTER for "0" and may perform an additional test. If the LOOP COUNTER is not "0" and the test is met, instruction execution continues with the first instruction in the 4-byte instruction group, and the LOOP COUNTER is decremented. A microloop instruction will usually be the last byte in a 4-byte instruction group, but it can be any byte. If the LOOP COUNTER is "0" or the test is not met, instruction execution continues with the next instruction. If the microloop is the last byte in the 4-byte instruction group, the most significant 30-bits of the Program Counter are incremented and the next 4-byte instruction group is fetched from memory. On a termination of the loop on LOOP COUNTER equal to "0", the LOOP COUNTER will remain at "0". Microloops allow short iterative work such as moves and searches to be performed without slowing down to fetch instructions from memory.

40

45

This example will perform a block move. To initiate the transfer, X will be loaded with the starting address of the source.

Y will be loaded with the starting address of the destination. The LOOP COUNTER will be loaded with the number of 32-bit words to move. The microloop will FETCH and STORE and count down the LOOP COUNTER until it reaches zero. QQQQQQQQ indicates any instruction can follow.

5 MICROLOOP INSTRUCTIONS

[0157]

10 ULOOP-UNTIL-DONE - If the LOOP COUNTER is not "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0", continue execution with the next instruction.

15 ULOOP-IF-ZERO - If the LOOP COUNTER is not "0" and the TOP item on the Parameter Stack is "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the TOP item is "1", continue execution with the next instruction.

20 ULOOP-IF-POSITIVE - If the LOOP COUNTER is not "0" and the most significant bit (sign bit) is "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the TOP item is "1", continue execution with the next instruction.

25 ULOOP-IF-NOT-CARRY-CLEAR - If the LOOP COUNTER is not "0" and the floating point exponents found in TOP and NEXT are not aligned, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the exponents are aligned, continue execution with the next instruction. This instruction is specifically designed for combination with special SHIFT instructions to align two floating point numbers.

30 ULOOP-NEVER - (DECREMENT-LOOP-COUNTER) Decrement the LOOP COUNTER. Continue execution with the next instruction.

35 ULOOP-IF-NOT-ZERO - If the LOOP COUNTER is not "0" and the TOP item of the Parameter Stack is "0", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the TOP item is "1", continue execution with the next instruction.

40 ULOOP-IF-NEGATIVE - If the LOOP COUNTER is not "0" and the most significant bit (sign bit) of the TOP item of the Parameter Stack is "1", continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the most significant bit of the Parameter Stack is "0", continue execution with the next instruction.

45 ULOOP-IF-CARRY-SET - If the LOOP COUNTER is not "0" and the exponents of the floating point numbers found in TOP and NEXT are not aligned, continue execution with the first instruction in the 4-byte instruction group. Decrement the LOOP COUNTER. If the LOOP COUNTER is "0" or the exponents are aligned, continue execution with the next instruction.

RETURN FROM SUBROUTINE OR INTERRUPT

45 [0158] Subroutine calls and interrupt acknowledgements cause a redirection of normal program execution. In both cases, the current Program Counter is pushed onto the Return Stack, so the microprocessor can return to its place in the program after executing the subroutine or interrupt service routine.

50 [0159] NOTE: When a CALL to subroutine or interrupt is acknowledged the Program Counter has already been incremented and is pointing to the 4-byte instruction group following the 4-byte group currently being executed. The instruction decoding logic allows the microprocessor to perform a test and execute a return conditional on the outcome of the test in a single cycle. A RETURN pops an address from the Return Stack and stores it to the Program Counter.

RETURN INSTRUCTIONS

55 [0160]

RETURN-ALWAYS - Pop the top item from the Return Stack and transfer it to the Program Counter.

RETURN-IF-ZERO - If the TOP item on the Parameter Stack is "0", pop the top item from the Return

	Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
5	RETURN-IF-POSITIVE - If the most significant bit (sign bit) of the TOP item on the Parameter Stack is a "0", pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
10	RETURN-IF-CARRY-CLEAR - If the exponents of the floating point numbers found in TOP and NEXT are not aligned, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
15	RETURN-NEVER - Execute the next instruction.
20	(NOP) RETURN-IF-NOT-ZERO - If the TOP item on the Parameter Stack is not "0", pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
25	RETURN-IF-NEGATIVE - If the most significant bit (sign bit) of the TOP item on the Parameter Stack is a "1", pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.
30	RETURN-IF-CARRY-SET - If the exponents of the floating point numbers found in TOP and NEXT are aligned, pop the top item from the Return Stack and transfer it to the Program Counter. Otherwise execute the next instruction.

## 20 HANDLING MEMORY FROM DYNAMIC RAM

**[0161]** The microprocessor 50, like any RISC type architecture, is optimized to handle as many operations as possible on-chip for maximum speed. External memory operations take from 80 nsec. to 220 nsec. compared with on-chip memory speeds of from 4 nsec. to 30 nsec. There are times when external memory must be accessed.

**[0162]** External memory is accessed using three registers:

X-REGISTER - A 30-bit memory pointer which can be used for memory access and simultaneously incremented or decremented.  
Y-REGISTER - A 30-bit memory pointer which can be used for memory access and simultaneously incremented or decremented.  
PROGRAM-COUNTER - A 30-bit memory pointer normally used to point to 4-byte instruction groups. External memory may be accessed at addresses relative to the PC. The operands are sometimes called "Immediate" or "Literal" in other computers. When used as memory pointer, the PC is also incremented after each operation.

## 35 MEMORY LOAD & STORE INSTRUCTIONS

### **[0163]**

40	FETCH-VIA-X - Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. X is unchanged.
45	FETCH-VIA-Y - Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. Y is unchanged.
50	FETCH-VIA-X-AUTOINCREMENT - Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of X to point to the next 32-bit word address.
55	FETCH-VIA-Y-AUTOINCREMENT - Fetch the 32-bit memory content pointed to by Y and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of Y to point to the next 32-bit word address.
60	FETCH-VIA-X-AUTODECREMENT - Fetch the 32-bit memory content pointed to by X and push it onto the Parameter Stack. After fetching, decrement the most significant 30 bits of X to point to the previous 32-bit word address.
65	FETCH-VIA-Y-AUTODECREMENT - Fetch the 32-bit memory content pointed to by Y and push it onto the Parameter Stack. After fetching, decrement the most significant 30 bits of Y to point to the previous 32-bit word address.
70	STORE-VIA-X - Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. X is unchanged.
75	STORE-VIA-Y - Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. Y is unchanged.

STORE-VIA-X-AUTOINCREMENT -Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. After storing, increment the most significant 30 bits of X to point to the next 32-bit word address.

5 STORE-VIA-Y-AUTOINCREMENT - Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. After storing, increment the most significant 30 bits of Y to point to the next 32-bit word address.

STORE-VIA-X-AUTODECREMENT -Pop the top item of the Parameter Stack and store it in the memory location pointed to by X. After storing, decrement the most significant 30 bits of X to point to the previous 32-bit word address.

10 STORE-VIA-Y-AUTODECREMENT -Pop the top item of the Parameter Stack and store it in the memory location pointed to by Y. After storing, decrement the most significant 30 bits of Y to point to the previous 32-bit word address.

FETCH-VIA-PC -  
15 Fetch the 32-bit memory content pointed to by the Program Counter and push it onto the Parameter Stack. After fetching, increment the most significant 30 bits of the Program Counter to point to the next 32-bit word address.

\*NOTE  
20 When this instruction executes, the PC is pointing to the memory location following the instruction. The effect is of loading a 32-bit immediate operand. This is an 8-bit instruction and therefore will be combined with other 8-bit instructions in a 4-byte instruction fetch. It is possible to have from one to four FETCH-VIA-PC instructions in a 4-byte instruction fetch. The PC increments after each execution of FETCH-VIA-PC, so it is possible to push four immediate operands on the stack. The four operands would be found in the four memory locations following the instruction.

BYTE-FETCH-VIA-X -  
25 Fetch the 32-bit memory content pointed to by the most significant 30 bits of X. Using the two least significant bits of X, select one of four bytes from the 32-bit memory fetch, right justify the byte in a 32-bit field and push the selected byte preceded by leading zeros onto the Parameter Stack.

BYTE-STORE-VIA-X -  
30 Fetch the 32-bit memory content pointed to by the most significant 30 bits of X. Pop the TOP item from the Parameter Stack. Using the two least significant bits of X place the least significant byte into the 32-bit memory data and write the 32-bit entity back to the location pointed to by the most significant 30 bits of X.

#### OTHER EFFECTS OF MEMORY ACCESS INSTRUCTIONS:

35 [0164] Any FETCH instruction will push a value on the Parameter Stack 74. If the on-chip stack is full, the stack will overflow into off-chip memory stack resulting in an additional memory cycle. Any STORE instruction will pop a value from the Parameter Stack 74. If the on-chip stack is empty, a memory cycle will be generated to fetch a value from off-chip memory stack.

#### HANDLING ON-CHIP VARIABLES

40 [0165] High-level languages often allow the creation of LOCAL VARIABLES. These variables are used by a particular procedure and discarded. In cases of nested procedures, layers of these variables must be maintained. On-chip storage is up to five times faster than off-chip RAM, so a means of keeping local variables on-chip can make operations run faster. The microprocessor 50 provides the capability for both on-chip storage of local variables and nesting of multiple 45 levels of variables through the Return Stack.

[0166] The Return Stack 134 is implemented as 16 on-chip RAM locations. The most common use for the Return Stack 134 is storage of return addresses from subroutines and interrupt calls. The microprocessor allows these 16 locations to also be used as addressable registers. The 16 locations may be read and written by two instructions which indicate a Return Stack relative address from 0-15. When high-level procedures are nested, the current procedure 50 variables push the previous procedure variables further down the Return Stack 134. Eventually, the Return Stack will automatically overflow into off-chip RAM.

#### ON-CHIP VARIABLE INSTRUCTIONS

55 [0167]

READ-LOCAL-VARIABLE XXXX - Read the XXXXth location relative to the top of the Return Stack. (XXXX is a binary number from 0000-1111). Push the item read onto the Parameter Stack.

5 OTHER EFFECTS: If the Parameter Stack is full, the push operation will cause a memory cycle to be generated as one item of the stack is automatically stored to external RAM. The logic which selects the location performs a modulo 16 subtraction. If four local variables have been pushed onto the Return Stack, and an instruction attempts to READ the fifth item, unknown data will be returned.

10 WRITE-LOCAL-VARIABLE XXXX - Pop the TOP item of the Parameter Stack and write it into the XXXXth location relative to the top of the Return Stack. (XXXX is a binary number from 0000-1111.)

10 OTHER EFFECTS: If the Parameter Stack is empty, the pop operation will cause a memory cycle to be generated to fetch the Parameter Stack item from external RAM.

15 The logic which selects the location performs a modulo 16 subtraction. If four local variables have been pushed onto the Return Stack, and an instruction attempts to WRITE to the fifth item, it is possible to clobber return addresses or wreak other havoc.

## 15 REGISTER AND FLIP-FLOP TRANSFER AND PUSH INSTRUCTIONS

### [0168]

20 DROP - Pop the TOP item from the Parameter Stack and discard it.

SWAP - Exchange the data in the TOP Parameter Stack location with the data in the NEXT Parameter Stack location.

DUP - Duplicate the TOP item on the Parameter Stack and push it onto the Parameter Stack.

25 PUSH-LOOP-COUNTER - Push the value in LOOP COUNTER onto the Parameter Stack.

POP-RSTACK-PUSH-TO-STACK - Pop the top item from the Return Stack and push it onto the Parameter Stack.

PUSH-X-REG - Push the value in the X Register onto the Parameter Stack.

PUSH-STACK-POINTER - Push the value of the Parameter Stack pointer onto the Parameter Stack.

PUSH-RSTACK-POINTER - Push the value of the Return Stack pointer onto the Return Stack.

30 PUSH-MODE-BITS - Push the value of the MODE REGISTER onto the Parameter Stack.

PUSH-INPUT - Read the 10 dedicated input bits and push the value (right justified and padded with leading zeros) onto the Parameter Stack.

SET-LOOP-COUNTER - Pop the TOP value from the Parameter Stack and store it into LOOP COUNTER.

POP-STACK-PUSH-TO-RSTACK - Pop the TOP item from the Parameter Stack and push it onto the Return Stack.

35 SET-X-REG - Pop the TOP item from the Parameter Stack and store it into the X Register.

SET-STACK-POINTER - Pop the TOP item from the Parameter Stack and store it into the Stack Pointer.

SET-RSTACK-POINTER - Pop the TOP item from the Parameter Stack and store it into the Return Stack Pointer.

SET-MODE-BITS - Pop the TOP value from the Parameter Stack and store it into the MODE BITS.

40 SET-OUTPUT - Pop the TOP item from the Parameter Stack and output it to the 10 dedicated output bits.

OTHER EFFECTS: Instructions which push or pop the Parameter Stack or Return Stack may cause a memory cycle as the stacks overflow back and forth between on-chip and off-chip memory.

## 45 LOADING A SHORT LITERAL

50 [0169] A special case of register transfer instruction is used to push an 8-bit literal onto the Parameter Stack. This instruction requires that the 8-bits to be pushed reside in the last byte of a 4-byte instruction group. The instruction opcode loading the literal may reside in ANY of the other three bytes in the instruction group.

EXAMPLE:

### [0170]

BYTE 1	BYTE 2	BYTE 3
LOAD-SHORT-LITERAL	QQQQQQQQ	QQQQQQQQ

(continued)

5

BYTE 4		
00001111		

[0171] In this example, QQQQQQQQ indicates any other 8-bit instruction. When Byte 1 is executed, binary 00001111 (HEX 0f) from Byte 4 will be pushed (right justified and padded by leading zeros) onto the Parameter Stack. Then the instructions in Byte 2 and Byte 3 will execute. The microprocessor instruction decoder knows not to execute Byte 4. It is possible to push three identical 8-bit values as follows:

10

BYTE 1	BYTE 2
LOAD-SHORT-LITERAL	LOAD-SHORT-LITERAL
BYTE 3	BYTE 4
LOAD-SHORT-LITERAL	00001111

15

#### SHORT-LITERAL-INSTRUCTION

20

[0172]

LOAD-SHORT-LITERAL - Push the 8-bit value found in Byte 4 of the current 4-byte instruction group onto the Parameter Stack.

25

#### LOGIC INSTRUCTIONS

30

[0173] Logical and math operations used the stack for the source of one or two operands and as the destination for results. The stack organization is a particularly convenient arrangement for evaluating expressions. TOP indicates the top value on the Parameter Stack 74. NEXT indicates the next to top value on the Parameter Stack 74.

35

AND - Pop TOP and NEXT from the Parameter Stack, perform the logical AND operation on these two operands, and push the result onto the Parameter Stack.

OR - Pop TOP and NEXT from the Parameter Stack, perform the logical OR operation on these two operands, and push the result onto the Parameter Stack.

35 XOR - Pop TOP and NEXT from the Parameter Stack, perform the logical exclusive OR on these two operands, and push the result onto the Parameter Stack.

BIT-CLEAR - Pop TOP and NEXT from the Parameter Stack, toggle all bits in NEXT, perform the logical AND operation on TOP, and push the result onto the Parameter Stack. (Another way of understanding this instruction is thinking of it as clearing all bits in TOP that are set in NEXT.)

40

#### MATH INSTRUCTIONS

45

[0174] Math instruction pop the TOP item and NEXT to top item of the Parameter Stack 74 to use as the operands. The results are pushed back on the Parameter Stack. The CARRY flag is used to latch the "33rd bit" of the ALU result.

50

ADD - Pop the TOP item and NEXT to top item from the Parameter Stack, add the values together and push the result back on the Parameter Stack. The CARRY flag may be changed.

ADD-WITH-CARRY - Pop the TOP item and the NEXT to top item from the Parameter Stack, add the values together. If the CARRY flag is "1" increment the result. Push the ultimate result back on the Parameter Stack. The CARRY flag may be changed.

50 ADD-X - Pop the TOP item from the Parameter Stack and read the third item from the top of the Parameter Stack. Add the values together and push the result back on the Parameter Stack. The CARRY flag may be changed.

SUB - Pop the TOP item and NEXT to top item from the Parameter Stack, Subtract NEXT from TOP and push the result back on the Parameter Stack. The CARRY flag may be changed.

SUB-WITH-CARRY - Pop the TOP item and NEXT to top item from the Parameter Stack. Subtract NEXT from TOP. If the CARRY flag is "1" increment the result. Push the ultimate result back on the Parameter

Stack. The CARRY flag may be changed.

5 SUB-X-  
SIGNED-MULT-STEP-  
UNSIGNED-MULT-STEP -  
SIGNED-FAST-MULT -  
FAST-MULT-STEP -  
UNSIGNED-DIV-STEP -  
GENERATE-POLYNOMIAL -  
10 ROUND -

15 COMPARE - Pop the TOP item and NEXT to top item from the Parameter Stack. Subtract NEXT from TOP. If the result has the most significant bit equal to "0" (the result is positive), push the result onto the Parameter Stack. If the result has the most significant bit equal to "1" (the result is negative), push the old value of TOP onto the Parameter Stack. The CARRY flag may be affected.

SHIFT/ROTATE

[0175]

20 SHIFT-LEFT - Shift the TOP Parameter Stack item left one bit. The CARRY flag is shifted into the least significant bit of TOP.  
SHIFT-RIGHT - Shift the TOP Parameter Stack item right one bit. The least significant bit of TOP is shifted into the CARRY flag. Zero is shifted into the most significant bit of TOP.  
25 DOUBLE-SHIFT-LEFT - Treating the TOP item of the Parameter Stack as the most significant word of a 64-bit number and the NEXT stack item as the least significant word, shift the combined 64-bit entity left one bit. The CARRY flag is shifted into the least significant bit of NEXT.  
DOUBLE-SHIFT-RIGHT - Treating the TOP item of the Parameter Stack as the most significant word of a 64-bit number and the NEXT stack item as the least significant word, shift the combined 64-bit entity right one bit. The least significant bit of NEXT is shifted into the CARRY flag. Zero is shifted into the most significant bit of TOP.  
30

OTHER INSTRUCTIONS

[0176]

35 FLUSH-STACK - Empty all on-chip Parameter Stack locations into off-chip RAM. (This instruction is useful for multitasking applications).  
This instruction accesses a counter which holds the depth of the on-chip stack and can require from none to 16 external memory cycles.  
40 FLUSH-RSTACK - Empty all on-chip Return Stack locations into off-chip RAM. (This instruction is useful for multitasking applications).  
This instruction accesses a counter which holds the depth of the on-chip Return Stack and can require from none to 16 external memory cycles.  
45

[0177] It should further be apparent to those skilled in the art that various changes in form and details of the embodiments as shown and described may be made.

50 **Claims**

1. A microprocessor (50, 310), comprising a main central processing unit (70), said main central processing unit having an arithmetic logic unit (80), a first push down stack (74) with a top item register (76) and a next item register (78), connected to provide inputs to said arithmetic logic unit (80), an output (86) of said arithmetic logic unit being connected to said top item register (76), said top item register (76) also being connected to provide inputs to an internal data bus (90), said internal data bus (90) being bidirectionally connected to a loop counter (92), said loop counter (92) being connected to a decrementer (94), said internal data bus (90) being bidirectionally connected to a stack pointer (102), return stack pointer (104), mode register (106) and instruction register (108), said internal

data bus being connected to a memory controller (118), characterised by

5 said internal data bus (90) being bidirectionally connected to a Y register (132) of a return push down stack (134), an X register (128) and a program counter (130), said Y register (132), X register (128) and program counter (130) providing outputs to an internal address bus (136), said internal address bus providing inputs to said memory controller (118) and to an incrementer (144), said incrementer (144) being connected to said internal data bus (90), a separate direct memory access central processing unit (72) providing inputs to said memory controller (118), all in a single integrated circuit, said memory controller (118) having an address/data bus (150) and plurality of control lines (152) for connection to a random access memory.

10 2. The microprocessor of Claim 1 in which said memory controller (118) includes a multiplexing means (378, 382) between said central processing unit (70) and said address/data bus (150), said multiplexing means (378, 382) being connected and configured to provide row addresses, column addresses and data on said address/data bus (150).

15 3. The microprocessor of Claim 1 or 2 in which said memory controller (118) includes means (370, 372, 384) for fetching instructions for said central processing unit (70) on said address/data bus (150), said means for fetching instructions being configured to fetch multiple sequential instructions in a single memory cycle.

20 4. The microprocessor of Claim 3 additionally comprising means (190, 192) connected to said means (370, 372, 384) for fetching instructions for determining if multiple instructions fetched by said means (370, 372, 384) for fetching instructions require a memory access, said means (370, 372, 384) for fetching instructions fetching additional multiple instructions if the multiple instructions do not require a memory access.

25 5. The microprocessor of Claim 3 or 4 in which said microprocessor (310) and a dynamic random access memory (311) are contained in a single integrated circuit (312) and said means for fetching instructions (370, 372, 384) includes a column latch for receiving the multiple instructions.

30 6. The microprocessor of any preceding claim in which said microprocessor (50) includes a sensing circuit (410) and a driver circuit (418), and an output enable line (152) for connection between the random access memory (150), said sensing circuit (410) and said driver circuit (418), said sensing circuit (410) being configured to provide a ready signal when said output enable line (150) reaches a predetermined electrical level, said microprocessor (50) being configured so that said driver circuit (418) provides an enabling signal on said output enable line (152) responsive to the ready signal.

35 7. The microprocessor of any preceding claim additionally comprising a ring oscillator variable speed system clock (430) connected to said main central processing unit (70), said main central processing unit and said ring oscillator variable speed system clock (430) being provided in a single integrated circuit.

40 8. The microprocessor of Claim 7 in which said memory controller (118) includes an input/output interface (432) connected to exchange coupling control signals, addresses and data with said main central processing unit (70), said microprocessor additionally including a second clock (434) independent of said ring oscillator variable speed system clock (430) connected to said input/output interface (432).

45 9. The microprocessor of any preceding claim in which said first push down stack (74) has a first plurality of stack elements (456) configured as latches, a second plurality of stack elements (458) configured as a random access memory, said first and second plurality of stack elements and said central processing unit (70) being provided in a single integrated circuit, and a third plurality of stack elements (454) configured as a random access memory external to said single integrated circuit.

50 10. The microprocessor of Claim 9 additionally comprising a first pointer (462) connected to said first plurality of stack elements (456), a second pointer connected to said second plurality of stack elements (458), and a third pointer connected to said third plurality of stack elements (454), said central processing unit (70) being connected to pop items from said first plurality of stack elements, said first stack pointer (462) being connected to said second stack pointer to pop a first plurality of items from said second plurality of stack elements (458) when said first plurality of stack elements are empty from successive pop operations by said central processing unit, said second stack pointer being connected to said third stack pointer to pop a second plurality of items from said third plurality of stack elements (454) when said second plurality of stack elements (458) are empty from successive pop operations by said central processing unit (70).

**Patentansprüche**

1. Mikroprozessor (50, 310) mit einer Haupt-CPU (70), wobei die Haupt-CPU folgendes aufweist:

5       eine arithmetisch-logische Einheit (80),  
      einen ersten Stapspeicher (74) mit einem Register (76) für obere Positionen und einem Register (78) für  
      nachfolgende Positionen, wobei die Register miteinander verbunden sind, um Eingangssignale an die arith-  
      metischlogische Einheit (80) zu liefern,  
10      wobei ein Ausgang (86) der arithmetisch-logischen Einheit mit dem Register (76) für obere Positionen ver-  
      bunden ist,  
      wobei das Register (76) für obere Positionen ferner derart angeschlossen ist, daß es Eingangssignale an  
      einen internen Datenbus (90) liefert,  
      wobei der interne Datenbus (90) bidirektional an einen Schleifenzähler (92) angeschlossen ist,  
15      wobei der Schleifenzähler (92) mit einem Rückwärtszähler (94) verbunden ist, wobei der interne Datenbus  
      (90) bidirektional mit einem Stapelzeiger (102), einem Rücksprung-Stapel zeiger (104), einem Modus-Register  
      (106) und einem Befehlsregister (108) verbunden ist, und  
      wobei der interne Datenbus mit einer Speichersteuerung (118) verbunden ist,

dadurch gekennzeichnet.

20     daß der interne Datenbus (90) bidirektional mit einem Y-Register (132) eines Rücksprung-Stapspeichers  
      (134), mit einem X-Register (128) und mit einem Programmzähler (130) verbunden ist,  
      daß das Y-Register (132), das X-Register (128) und der Programmzähler (130) Ausgangssignale an einen  
      internen Adressenbus (136) liefern,  
25     daß der interne Adressenbus Eingangssignale an die Speichersteuerung (118) und an einen Vorwärtszähler  
      (144) liefert,  
      daß der Vorwärtszähler (144) mit dem internen Datenbus (90) verbunden ist,  
      daß eine separate Direktspeicherzugriffs-CPU (72) Eingangssignale an die Speichersteuerung (118) liefert,  
      und zwar alles in einer einzigen integrierten Schaltung,  
30     und daß die Speichersteuerung (118) einen Adressen/Datenbus (150) und eine Vielzahl von Steuerleitungen  
      (152) zur Verbindung mit einem RAM-Speicher aufweist.

2. Mikroprozessor nach Anspruch 1,

35     wobei die Speichersteuerung (118) eine Multiplex-Einrichtung (378, 382) zwischen der CPU (70) und dem Adres-  
      sen-/Datenbus (150) aufweist, wobei die Multiplex-Einrichtung (378, 382) derart angeschlossen und konfiguriert  
      ist, daß sie Zeilenadressen, Spaltenadressen und Daten über den Adressen-/Datenbus (150) liefert.

3. Mikroprozessor nach Anspruch 1 oder 2,

40     wobei die Speichersteuerung (118) eine Binrichtung (370, 372, 384) zum Abrufen von Befehlen für die CPU (70)  
      auf dem Adressen-/Datenbus (150) aufweist, wobei die Einrichtung zum Abrufen von Befehlen derart konfiguriert  
      ist, daß sie mehrere aufeinander folgende Befehle in einem einzigen Speicherzyklus abruft.

4. Mikroprozessor nach Anspruch 3,

45     weiterhin mit einer Einrichtung (190, 192), die mit der Einrichtung (370, 372, 384) zum Abrufen von Befehlen  
      verbunden ist, um zu bestimmen, ob mehrere Befehle, die von der Einrichtung (370, 372, 384) zum Abrufen von  
      Befehlen abgerufen worden sind, einen Speicherzugriff erforderlich machen, wobei die Einrichtung (370, 372, 384)  
      zum Abrufen von Befehlen zusätzlich mehrere Befehle abruft, wenn die mehreren Befehle keinen Zugriff auf den  
      Speicher erforderlich machen.

50     5. Mikroprozessor nach Anspruch 3 oder 4,

      wobei der Mikroprozessor (310) und ein dynamischer RAM-Speicher (311) in einer einzigen integrierten Schaltung  
      (312) enthalten sind und die Einrichtung (370, 372, 384) zum Abrufen von Befehlen einen Spalten-Zwischenspei-  
      cher zum Aufnehmen der mehreren Befehle aufweist.

55     6. Mikroprozessor nach einem der vorausgehenden Ansprüche, wobei der Mikroprozessor (50) eine Abtastschaltung

      (410) und eine Treiberschaltung (418) sowie eine Ausgangs-Freigabeleitung (152) zur Verbindung zwischen dem  
      RAM-Speicher (150), der Abtastschaltung (410) und der Treiberschaltung (418) aufweist, wobei die Abtastschal-  
      tung (410) derart konfiguriert ist, daß sie ein Bereitschaftssignal liefert, wenn die Ausgangs-Freigabeleitung (150)

einen vorbestimmten elektrischen Pegel erreicht, und wobei der Mikroprozessor (50) derart konfiguriert ist, daß die Treiberschaltung (418) als Reaktion auf das Bereitschaftssignal ein Freigabesignal auf der Ausgangs-Freigabeleitung (152) liefert.

5 7. Mikroprozessor nach einem der vorausgehenden Ansprüche, weiterhin mit einem Ringoszillator-Systemtaktgeber (430) mit variabler Geschwindigkeit, der mit der Haupt-CPU (70) verbunden ist, wobei die Haupt-CPU und der Ringoszillator-Systemtaktgeber (430) mit variabler Geschwindigkeit in einer einzigen integrierten Schaltung vorgesehen sind.

10 8. Mikroprozessor nach Anspruch 7,  
wobei die Speichersteuerung (118) eine Eingangs/Ausgangs-Schnittstelle (432) aufweist, die derart angeschlossen ist, daß sie Kopplungssteuerungssignale, Adressen und Daten mit der Haupt-CPU (70) austauscht, wobei der Mikroprozessor zusätzlich einen zweiten Taktgeber (434) aufweist, der von dem Ringoszillator-Systemtaktgeber (430) mit variabler Geschwindigkeit unabhängig ist und mit der Eingangs-/Ausgangs-Schnittstelle (432) verbunden ist.

15 9. Mikroprozessor nach einem der vorausgehenden Ansprüche,  
wobei der erste Stapspeicher (74) folgendes aufweist: eine erste Vielzahl von Stapelementen (456), die als Zwischenspeicher konfiguriert sind,  
eine zweite Vielzahl von Stapelementen (458), die als RAM-Speicher konfiguriert sind,  
wobei die erste und zweite Vielzahl von Stapelementen und die CPU (70) in einer einzigen integrierten Schaltung vorgesehen sind,  
sowie eine dritte Vielzahl von Stapelementen (454), die als RAM-Speicher außerhalb von der einzigen integrierten Schaltung konfiguriert sind.

20 10. Mikroprozessor nach Anspruch 9,  
der zusätzlich folgendes aufweist:  
einen ersten Zeiger (462), der mit der ersten Vielzahl von Stapelementen (456) verbunden ist,  
einen zweiten Zeiger, der mit der zweiten Vielzahl von Stapelementen (458) verbunden ist, und  
einen dritten Zeiger, der mit der dritten Vielzahl von Stapelementen (454) verbunden ist,  
wobei die CPU (70) so angeschlossen ist, daß sie Positionen aus der ersten Vielzahl von Stapelementen entnimmt,  
wobei der erste Stapelzeiger (462) mit dem zweiten Stapelzeiger verbunden ist, um eine erste Vielzahl von Positionen aus der zweiten Vielzahl von Stapelementen (458) zu entnehmen, wenn die erste Vielzahl von Stapelementen aufgrund von aufeinander folgenden Entnahmevergängen durch die CPU leer ist,  
und wobei der zweite Stapelzeiger mit dem dritten Stapelzeiger verbunden ist, um eine zweite Vielzahl von Positionen aus der dritten Vielzahl von Stapelementen (454) zu entnehmen, wenn die zweite Vielzahl von Stapelementen (458) aufgrund von aufeinander folgenden Entnahmevergängen durch die CPU (70) leer ist.

25 30 35 40

## Revendications

45 1. Microprocesseur (50, 310), comprenant une unité centrale principale de traitement (70), ladite unité centrale principale de traitement ayant une unité arithmétique et logique (80), une première pile à liste inverse (74) munie d'un registre d'élément supérieur (76) et d'un registre d'élément suivant (78), reliés pour procurer des entrées à ladite unité arithmétique et logique (80), une sortie (86) de ladite unité arithmétique et logique étant reliée audit registre d'élément supérieur (76), ledit registre d'élément supérieur (76) étant également relié pour procurer des entrées à un bus de données interne (90), ledit bus de données interne (90) étant relié de façon bidirectionnelle à un compteur de boucle (92), ledit compteur de boucle (92) étant relié à un dispositif de décrémentation (94), ledit bus de données interne (90) étant relié de façon bidirectionnelle à un pointeur de pile (102), à un pointeur de pile de retour (104), à un registre de mode (106) et à un registre d'instruction (108), ledit bus de données interne étant relié à une unité de commande de mémoire (118), caractérisé par :  
50 ledit bus de données interne (90) étant relié de façon bidirectionnelle à un registre Y (132) d'une pile à liste inverse de retour (134), à un registre X (128) et à un compteur de programme (130), ledit registre Y (132), registre X (128) et compteur de programme (130) procurant des sorties à un bus d'adresses interne (136), ledit bus d'adresses interne procurant des entrées à ladite unité de commande de mémoire (118) et à un dispositif

55

d'incrémentation (144), ledit dispositif d'incrémentation (144) étant relié audit bus de données interne (90), une unité centrale distincte de traitement à accès direct à la mémoire (72) procurant des entrées à ladite unité de commande de mémoire (118), tous en un seul circuit intégré, ladite unité de commande de mémoire (118) ayant un bus de données/adresses (150) et une pluralité de lignes de commande (152) pour connexion à une mémoire à accès direct.

- 5 2. Microprocesseur selon la revendication 1, dans lequel ladite unité de commande de mémoire (118) comprend des moyens de multiplexage (378, 382) entre ladite unité centrale de traitement (70) et ledit bus de données/adresses (150), lesdits moyens de multiplexage (378, 382) étant reliés et configurés pour procurer des adresses de rangée, des adresses de colonne et des données sur ledit bus de données/adresses (150).
- 10 3. Microprocesseur selon la revendication 1 ou 2, dans lequel ladite unité de commande de mémoire (118) comprend des moyens de lecture d'instructions (370, 372, 384) pour ladite unité centrale de traitement (70) sur ledit bus de données/adresses (150), lesdits moyens de lecture d'instructions étant configurés pour lire des instructions séquentielles multiples en un seul cycle de mémoire.
- 15 4. Microprocesseur selon la revendication 3, comprenant de plus des moyens (190, 192) reliés auxdits moyens de lecture d'instructions (370, 372, 384) pour déterminer si des instructions multiples lues par lesdits moyens de lecture d'instructions (370, 372, 384) demandent un accès à la mémoire, lesdits moyens de lecture d'instructions (370, 372, 384) lisant des instructions multiples supplémentaires si les instructions multiples ne demandent pas d'accès à la mémoire.
- 20 5. Microprocesseur selon la revendication 3 ou 4, dans lequel ledit microprocesseur (310) et une mémoire dynamique à accès direct (311) sont contenus dans un seul circuit intégré (312) et lesdits moyens de lecture d'instructions (370, 372, 384) comprennent un circuit à verrouillage de colonne pour recevoir les instructions multiples.
- 25 6. Microprocesseur selon l'une quelconque des revendications précédentes, dans lequel ledit microprocesseur (50) comprend un circuit de détection (410) et un circuit de commande (418), et une ligne de validation de sortie (152) pour connexion entre la mémoire à accès direct (150), ledit circuit de détection (410) et ledit circuit de commande (418), ledit circuit de détection (410) étant configuré pour procurer un signal d'invitation lorsque ladite ligne de validation de sortie (150) atteint un niveau électrique prédéterminé, ledit microprocesseur (50) étant configuré de sorte que ledit circuit de commande (418) procure un signal de validation sur ladite ligne de validation de sortie (152) en réponse au signal d'invitation.
- 30 7. Microprocesseur selon l'une quelconque des revendications précédentes, comprenant de plus une horloge système à vitesse variable à oscillateur en anneau (430) reliée à ladite unité centrale principale de traitement (70), ladite unité centrale principale de traitement et ladite horloge système à vitesse variable à oscillateur en anneau (430) étant réalisées en un seul circuit intégré.
- 35 8. Microprocesseur selon la revendication 7, dans lequel ladite unité de commande de mémoire (118) comprend une interface d'entrée/sortie (432) reliée pour échanger des signaux de commande de liaison, des adresses et des données avec ladite unité centrale principale de traitement (70), ledit microprocesseur comprenant de plus une seconde horloge (434) indépendante de ladite horloge système à vitesse variable à oscillateur en anneau (430) reliée à ladite interface d'entrée/sortie (432).
- 40 9. Microprocesseur selon l'une quelconque des revendications précédentes, dans lequel ladite première pile à liste inverse (74) a une première pluralité d'éléments de pile (456) configurés en tant que circuits à verrouillage, une deuxième pluralité d'éléments de pile (458) configurés en tant que mémoire à accès direct, lesdites première et deuxième pluralités d'éléments de pile et ladite unité centrale de traitement (70) étant réalisées en un seul circuit intégré, et une troisième pluralité d'éléments de pile (454) configurés en tant que mémoire à accès direct externe audit circuit intégré unique.
- 45 10. Microprocesseur selon la revendication 9, comprenant de plus un premier pointeur (462) relié à ladite première pluralité d'éléments de pile (456), un deuxième pointeur relié à ladite deuxième pluralité d'éléments de pile (458), et un troisième pointeur relié à ladite troisième pluralité d'éléments de pile (454), ladite unité centrale de traitement (70) étant reliée pour faire sortir des éléments à partir de ladite première pluralité d'éléments de pile, ledit premier pointeur de pile (462) étant relié audit deuxième pointeur de pile pour faire sortir une première pluralité d'éléments à partir de ladite deuxième pluralité d'éléments de pile (458) lorsque ladite première pluralité d'éléments de pile

est vide après des opérations successives de sortie par ladite unité centrale de traitement, ledit deuxième pointeur de pile étant relié audit troisième pointeur de pile pour faire sortir une deuxième pluralité d'éléments à partir de ladite troisième pluralité d'éléments de pile (454) lorsque ladite deuxième pluralité d'éléments de pile (458) est vide après des opérations successives de sortie par ladite unité centrale de traitement (70).

5

10

15

20

25

30


35

40


45

50


55




**FIG. 1**




**FIG.\_2**




**FIG.\_3**




**FIG.\_4**




**FIG..5**




**FIG.\_6**



**FIG.-7**



***FIG.\_8***



**FIG.\_9**

FIG. 10








FIG. 11










*FIG.\_14*



*FIG.\_15*




FIG.\_16







FIG.\_18




**FIG.\_17**




**FIG.\_19**




**FIG.\_20**



**FIG.\_21**



**FIG.-22**



**FIG.\_23**